summaryrefslogtreecommitdiffstats
Commit message (Expand)AuthorAgeFilesLines
* radv: Use local buffers for the global bo list.Bas Nieuwenhuizen2019-04-153-2/+8
* ac: Move has_local_buffers disable to radeonsi.Bas Nieuwenhuizen2019-04-152-3/+5
* radv: Add bolist RADV_PERFTEST flag.Bas Nieuwenhuizen2019-04-152-0/+3
* ac: fix incorrect bindless atomic code in visit_image_atomicMarek Olšák2019-04-151-3/+3
* nir,ac/nir: fix cube_face_coordRhys Perry2019-04-152-8/+24
* anv: Update to use the new features struct namesJason Ekstrand2019-04-151-6/+6
* vulkan: Update the XML and headers to 1.1.106Jason Ekstrand2019-04-155-38/+167
* nir: fix packing components with arraysTimothy Arceri2019-04-151-1/+2
* radv: enable VK_KHR_shader_float16_int8Samuel Pitoiset2019-04-152-1/+2
* spirv: add SpvCapabilityFloat16 supportSamuel Pitoiset2019-04-152-1/+5
* intel: Emit 3DSTATE_VF_STATISTICS dynamicallyKenneth Graunke2019-04-146-11/+35
* nir/validate: Require unused bits of nir_const_value to be zeroJason Ekstrand2019-04-142-20/+41
* nir/load_const_to_scalar: Get rid of a bit size switch statementJason Ekstrand2019-04-141-19/+1
* spirv: Drop some unneeded bit size switch statementsJason Ekstrand2019-04-141-62/+4
* nir/constant_folding: Get rid of a bit size switch statementJason Ekstrand2019-04-141-19/+1
* nir: make nir_const_value scalarKarol Herbst2019-04-1443-416/+470
* spirv: reduce array size in vtn_handle_constantKarol Herbst2019-04-141-1/+1
* nir/loop_analyze: use nir_const_value.b for boolean results, not u32Karol Herbst2019-04-141-1/+1
* nir/print: Use nir_src_as_int for array indicesJason Ekstrand2019-04-141-3/+2
* nir/builder: Add a nir_imm_zero helperJason Ekstrand2019-04-144-17/+18
* nir/builder: Move nir_imm_vec2 from blorp into the builderKarol Herbst2019-04-142-12/+12
* lima: use nir_src_as_floatKarol Herbst2019-04-142-9/+2
* freedreno/ir3: use nir_src_as_uint in a few placesKarol Herbst2019-04-145-51/+20
* intel/nir: use nir_src_is_const and nir_src_as_uintKarol Herbst2019-04-141-6/+4
* intel/nir: Take a nir_tex_instr and src index in brw_texture_offsetJason Ekstrand2019-04-144-27/+21
* radv: use nir constant helpersKarol Herbst2019-04-142-20/+10
* amd/nir: some cleanupsKarol Herbst2019-04-141-20/+9
* panfrost/midgard: Use shared nir_lower_viewport_transformAlyssa Rosenzweig2019-04-141-101/+4
* nir: Add nir_lower_viewport_transformAlyssa Rosenzweig2019-04-144-0/+105
* panfrost: Cleanup indexed draw handlingAlyssa Rosenzweig2019-04-141-52/+28
* panfrost/midgard: Drop dependence on mesa/stAlyssa Rosenzweig2019-04-142-9/+1
* draw: fix building error in draw_gs_init()Mauro Rossi2019-04-141-1/+1
* lima/gpir: fix alu check miss last store slotQiang Yu2019-04-141-2/+2
* lima/gpir: fix compile fail when two slot nodeQiang Yu2019-04-143-3/+25
* lima: add support for depth/stencil fbo attachments and texturesVasily Khoruzhick2019-04-147-24/+120
* lima: use individual tile heap for each GP job.Vasily Khoruzhick2019-04-145-19/+15
* nir: add lower_ftruncChristian Gmeiner2019-04-132-0/+3
* android: fix LLVM version string related building errorsMauro Rossi2019-04-131-4/+4
* anv: leave the top 4Gb of the high heap VMA unusedLionel Landwerlin2019-04-131-5/+5
* v3d: Use the new lower_to_scratch implementation for indirects on temps.Eric Anholt2019-04-128-11/+193
* nir: Add a pass for selectively lowering variables to scratch spaceJason Ekstrand2019-04-129-1/+216
* v3d: Detect the correct number of QPUs and use it to fix the spill size.Eric Anholt2019-04-123-4/+13
* v3d: Add missing dumping for the spill offset/size uniforms.Eric Anholt2019-04-121-0/+8
* v3d: Add missing base offset to CS shared memory accesses.Eric Anholt2019-04-121-9/+20
* v3d: Add Compute Shader compilation support.Eric Anholt2019-04-129-83/+302
* v3d: Replace the old shader-db env var output with the ARB_debug_output.Eric Anholt2019-04-123-30/+4
* v3d: Include the number of max temps used in the shader-db output.Eric Anholt2019-04-121-1/+29
* v3d: Drop a note for the future about PIPE_CAP_PACKED_UNIFORMS.Eric Anholt2019-04-121-0/+7
* v3d: Add and use a define for the number of channels in a QPU invocation.Eric Anholt2019-04-123-3/+9
* nir: Add a comment about how intrinsic definitions work.Eric Anholt2019-04-121-0/+11