summaryrefslogtreecommitdiffstats
Commit message (Expand)AuthorAgeFilesLines
* gallium/radeon: add HUD queries for monitoring some hw blocksSamuel Pitoiset2017-01-234-1/+110
* gallium/radeon: refactor the GRBM counters pathSamuel Pitoiset2017-01-233-43/+47
* swr: Align query results allocationGeorge Kyriazis2017-01-232-4/+5
* swr: Prune empty nodes in CalculateProcessorTopology.Bruce Cherniak2017-01-231-0/+9
* i965: Use UNUSED to silence unused variable (used in assert).Matt Turner2017-01-231-1/+1
* dri: allow 16bit R/GR images to be exported via drm buffersRainer Hochecker2017-01-234-0/+24
* st/va: make sure that we call begin_frame() only once v2Christian König2017-01-232-3/+9
* drirc: remove spurious tabsEric Engestrom2017-01-231-8/+8
* st/glsl_to_tgsi: use DDIV instead of DRCP + DMULNicolai Hähnle2017-01-231-6/+3
* glsl: split DIV_TO_MUL_RCP into single- and double-precision flagsNicolai Hähnle2017-01-232-9/+14
* r600: implement DDIVNicolai Hähnle2017-01-231-0/+59
* r600: factor out cayman_emit_unary_double_rawNicolai Hähnle2017-01-231-20/+42
* r600: double multiply can handle only one multiply at a timeNicolai Hähnle2017-01-231-17/+19
* glsl: fix tes linking regressionTimothy Arceri2017-01-231-2/+2
* mesa: remove unused gl_shader_info field from gl_linked_shaderTimothy Arceri2017-01-231-2/+0
* mesa/glsl: set and get cs layouts to and from shader_infoTimothy Arceri2017-01-234-36/+17
* mesa/glsl: set and get gs layouts directly to and from shader_infoTimothy Arceri2017-01-232-41/+41
* mesa/glsl/i965: set and get tes layouts directly to and from shader_infoTimothy Arceri2017-01-233-45/+40
* glsl: use last_vert_prog to get last {clip,cull}_distance_array_sizeTimothy Arceri2017-01-233-23/+4
* mesa/glsl: set {clip,cull}_distance_array_size directly in gl_programTimothy Arceri2017-01-236-73/+25
* st/mesa/glsl: change xfb_program field to last_vert_progTimothy Arceri2017-01-237-32/+44
* mesa: use gl_program for CurrentProgram rather than gl_shader_programTimothy Arceri2017-01-2327-396/+248
* freedreno/a5xx: set frag shader threadsizeRob Clark2017-01-221-2/+7
* freedreno/a5xx: set fragcoordxy properlyRob Clark2017-01-221-1/+1
* freedreno/ir3: setup var locations in standalone compilerRob Clark2017-01-221-1/+69
* freedreno/a5xx: fix psizeRob Clark2017-01-222-8/+5
* freedreno/a5xx: srgb fixRob Clark2017-01-221-1/+2
* freedreno/a5xx: fix int vbosRob Clark2017-01-221-1/+3
* freedreno/a5xx: fix clear for uint/sint formatsRob Clark2017-01-221-19/+28
* freedreno/a5xx: fix cull stateRob Clark2017-01-221-5/+5
* freedreno: update generated headersRob Clark2017-01-226-13/+36
* anv: descriptors: don't update immutables samplers with anything but their im...Lionel Landwerlin2017-01-211-12/+19
* nir/search: Use the correct bit size for integer comparisonsJason Ekstrand2017-01-211-32/+16
* intel/blorp/copy: Properly handle clear colors for CCS_E imagesJason Ekstrand2017-01-211-0/+82
* glsl: Rename [u]int64_t tokens.Kenneth Graunke2017-01-202-5/+5
* Revert "i965: Really don't emit Q or UQ moves on Gen < 8"Matt Turner2017-01-201-8/+0
* i965: Select DF type for 64-bit integers on Gen < 8.Matt Turner2017-01-204-10/+12
* i965: Enable ARB_gpu_shader_int64 on Gen8+Ian Romanick2017-01-202-0/+6
* i965: Split SIMD16 CMP of Q and UQ instructionsIan Romanick2017-01-201-14/+29
* i965: Enable 64-bit integer support for almost all unary and binary operationsIan Romanick2017-01-201-10/+0
* i965: Enable uploading 64-bit integer uniformsIan Romanick2017-01-201-1/+3
* i965: Add 64-bit integer support for conversions and bitcastsIan Romanick2017-01-202-5/+35
* i965: Enable emitting Q and UQ instructions in the fs backendIan Romanick2017-01-202-1/+12
* i965: Add support for constant evaluation on Q and UQ typesIan Romanick2017-01-202-7/+20
* i965: Return Q and UQ types for int64 and uint64Ian Romanick2017-01-201-4/+2
* i965: Really don't emit Q or UQ moves on Gen < 8Ian Romanick2017-01-201-0/+8
* nir: Add support for 64-bit integer types to split_var_copies_blockIan Romanick2017-01-201-0/+2
* nir: Enable 64-bit integer support for almost all unary and binary operationsIan Romanick2017-01-201-9/+15
* nir: Shift count for shift opcodes is always 32-bitsIan Romanick2017-01-202-7/+7
* nir: Lower packing and unpacking of 64-bit integer typesIan Romanick2017-01-201-5/+37