summaryrefslogtreecommitdiffstats
Commit message (Collapse)AuthorAgeFilesLines
* egl: Drop check for driver != NULL.Eric Anholt2015-06-151-1/+1
| | | | | | | | | | | | Back in 2013, a patch was added (with 2 reviewers!) at the end of the block to early exit the loop in this case, without noticing that the loop already did. I added another early exit case, again without noticing, but Rob caught me. Just drop the loop condition that apparently surprises most of us, instead of leaving the end of the loop conspicuously not exiting on success. Reviewed-by: Ian Romanick <[email protected]> Reviewed-by: Rob Clark <[email protected]>
* gallium: Drop the gallium-specific Android sw winsys.Eric Anholt2015-06-153-346/+0
| | | | | | | This was part of gallium_egl, and we now have the normal libEGL Android winsys support to handle it. Reviewed-by: Emil Velikov <[email protected]>
* vc4: Add support for building on Android.Eric Anholt2015-06-155-2/+82
| | | | | | | | v2: Add a comment explaining why we link libmesa_glsl. Drop warning option from freedreno. Add vc4 to the documentation for BOARD_GPU_DRIVERS. Reviewed-by: Emil Velikov <[email protected]>
* gallium: Enable build of NIR support on Android.Eric Anholt2015-06-151-0/+3
| | | | | | v2: Add a comment explaining why we link libmesa_glsl. Reviewed-by: Emil Velikov <[email protected]>
* egl/dri2: Fix Android Lollipop build on ARM.Eric Anholt2015-06-151-0/+1
| | | | Reviewed-by: Emil Velikov <[email protected]>
* meta: Abort texture upload if pixels == null and no pixel unpack buffer setAnuj Phogat2015-06-151-1/+2
| | | | | | | | | | in case of glTexImage{1,2,3}D(). Texture has already been allocated at this point and we have no data to upload. With out this patch, with create_pbo = true, we end up creating a temporary pbo and then uploading uninitialzed texture data. Signed-off-by: Anuj Phogat <[email protected]> Reviewed-by: Neil Roberts <[email protected]>
* meta: Abort meta path if ReadPixels need rgb to luminance conversionAnuj Phogat2015-06-151-0/+9
| | | | | | | | | After recent addition of pbo testing in piglit test getteximage-luminance, it fails on i965. This patch makes a sub test pass. Signed-off-by: Anuj Phogat <[email protected]> Cc: <[email protected]> Reviewed-by: Tapani Pälli <[email protected]>
* mesa: Turn need_rgb_to_luminance_conversion() in to a global functionAnuj Phogat2015-06-152-5/+9
| | | | | | | | This will be used by _mesa_meta_pbo_GetTexSubImage() in a later patch. Signed-off-by: Anuj Phogat <[email protected]> Cc: <[email protected]> Reviewed-by: Tapani Pälli <[email protected]>
* mesa: Use helper function need_rgb_to_luminance_conversion()Anuj Phogat2015-06-151-7/+4
| | | | | | | Signed-off-by: Anuj Phogat <[email protected]> Cc: <[email protected]> Reviewed-by: Tapani Pälli <[email protected]> Reviewed-by: Iago Toral Quiroga <[email protected]>
* mesa: Handle integer formats in need_rgb_to_luminance_conversion()Anuj Phogat2015-06-151-1/+4
| | | | | | | Signed-off-by: Anuj Phogat <[email protected]> Cc: <[email protected]> Reviewed-by: Tapani Pälli <[email protected]> Reviewed-by: Iago Toral Quiroga <[email protected]>
* meta: Use is_power_of_two() helper functionAnuj Phogat2015-06-151-3/+3
| | | | | Signed-off-by: Anuj Phogat <[email protected]> Reviewed-by: Tapani Pälli <[email protected]>
* i965: Check for miptree pitch alignment before using ↵Anuj Phogat2015-06-151-1/+3
| | | | | | | | | | intel_miptree_map_movntdqa() We have an assert() in intel_miptree_map_movntdqa() which expects the pitch to be 16 byte aligned. Signed-off-by: Anuj Phogat <[email protected]> Reviewed-by: Tapani Pälli <[email protected]>
* i965: Remove break after returnAnuj Phogat2015-06-151-3/+0
| | | | | Signed-off-by: Anuj Phogat <[email protected]> Reviewed-by: Tapani Pälli <[email protected]>
* nv50/ir: OP_JOIN is a flow instructionJürgen Rühle2015-06-151-1/+1
| | | | | | | | | | | OP_JOIN instructions are assumed to be flow instructions and mercilessly casted to FlowInstruction. This patch fixes an instance where an OP_JOIN is created as a plain instruction. This can cause crashes in the ir printer. [imirkin: add ->fixed = 1] Reviewed-by: Ilia Mirkin <[email protected]>
* docs: add news item and link release notes for mesa 10.6.0Emil Velikov2015-06-152-0/+8
| | | | Signed-off-by: Emil Velikov <[email protected]>
* docs: Add sha256sums for the 10.6.0 releaseEmil Velikov2015-06-151-2/+3
| | | | | Signed-off-by: Emil Velikov <[email protected]> (cherry picked from commit 5d327b373531861f86a726db669b3d656f1b5f8d)
* docs: Update 10.6.0 release notesEmil Velikov2015-06-151-2/+241
| | | | | Signed-off-by: Emil Velikov <[email protected]> (cherry picked from commit 3b9cde5c8138fb5cc45c652f2a5c15c5fa222bd7)
* ilo: add ilo_state_raster_{line,poly}_stippleChia-I Wu2015-06-156-43/+138
| | | | Initialize hardware stipple states on bound instead of on emission.
* ilo: add ilo_state_sample_patternChia-I Wu2015-06-159-186/+225
| | | | | Move sample pattern initialization from ilo_render to ilo_state_sample_pattern.
* ilo: add 3DSTATE_AA_LINE_PARAMETERS to ilo_state_rasterChia-I Wu2015-06-154-10/+17
| | | | Utilize ilo_state_raster to avoid redundant state change.
* gallium/util: add util_last_bit64Marek Olšák2015-06-141-0/+19
| | | | | | This will be needed by radeonsi. Reviewed-by: Ilia Mirkin <[email protected]>
* glsl: fix "tesselation" typoMarek Olšák2015-06-141-1/+1
| | | | Trivial.
* r600g: handle TGSI input/output array declarations correctlyMarek Olšák2015-06-142-87/+89
| | | | Most of this code could be removed if r600g used tgsi_shader_info.
* ilo: merge ilo_state_3d*.[ch] to ilo_state.[ch]Chia-I Wu2015-06-157-276/+179
| | | | | With most code replaced to ilo_state_*, what was left did not belong there anymore.
* ilo: add ilo_state_ps to ilo_shader_csoChia-I Wu2015-06-1513-481/+160
|
* ilo: add ilo_state_{vs,hs,ds,gs} to ilo_shader_csoChia-I Wu2015-06-1515-499/+363
|
* ilo: embed ilo_state_sbe in ilo_shaderChia-I Wu2015-06-1511-254/+169
|
* ilo: embed ilo_state_vf in ilo_ve_stateChia-I Wu2015-06-1512-330/+146
|
* ilo: embed ilo_state_urb in ilo_state_vectorChia-I Wu2015-06-159-350/+185
|
* ilo: embed ilo_state_sol in ilo_shaderChia-I Wu2015-06-158-151/+154
|
* ilo: embed ilo_state_cc in ilo_blend_stateChia-I Wu2015-06-1513-979/+462
|
* ilo: embed ilo_state_raster in ilo_rasterizer_stateChia-I Wu2015-06-1512-1186/+457
|
* ilo: embed ilo_state_viewport in ilo_viewport_stateChia-I Wu2015-06-1512-369/+142
|
* ilo: replace ilo_sampler_cso with ilo_state_samplerChia-I Wu2015-06-156-590/+258
|
* ilo: replace ilo_view_surface with ilo_state_surfaceChia-I Wu2015-06-159-1035/+205
|
* ilo: replace ilo_zs_surface with ilo_state_zsChia-I Wu2015-06-158-479/+105
|
* ilo: add ilo_state_psChia-I Wu2015-06-153-0/+848
| | | | We want to make ilo_shader_cso a union of ilo_state_{vs,hs,ds,gs,ps}.
* ilo: add ilo_state_{vs,hs,ds,gs}Chia-I Wu2015-06-153-0/+919
| | | | | We want to make ilo_shader_cso a union of ilo_state_{vs,hs,ds,gs} and ps payload.
* ilo: add ilo_state_sbeChia-I Wu2015-06-153-0/+455
| | | | We want to replace ilo_kernel_routing with ilo_state_sbe.
* ilo: add ilo_state_vfChia-I Wu2015-06-153-0/+637
| | | | We want to replace ilo_ve_state with ilo_state_vf.
* ilo: add ilo_state_urbChia-I Wu2015-06-153-0/+874
|
* ilo: add ilo_state_solChia-I Wu2015-06-153-0/+448
|
* ilo: add ilo_state_ccChia-I Wu2015-06-153-0/+1091
| | | | We want to replace ilo_dsa_state and ilo_blend_state with ilo_state_cc.
* ilo: add ilo_state_rasterChia-I Wu2015-06-153-0/+1262
| | | | We want to replace ilo_rasterizer_state with ilo_state_raster.
* ilo: add ilo_state_viewportChia-I Wu2015-06-143-0/+512
| | | | | We want to replace ilo_viewport_cso and ilo_scissor_state with ilo_state_viewport.
* ilo: add ilo_state_samplerChia-I Wu2015-06-143-0/+847
| | | | We want to replace ilo_sampler_cso with ilo_state_sampler.
* ilo: add ilo_state_surfaceChia-I Wu2015-06-143-0/+1297
| | | | We want to replace ilo_view_surface with ilo_state_surface.
* ilo: add ilo_state_zsChia-I Wu2015-06-143-0/+822
| | | | | | We want to replace ilo_zs_surface with ilo_state_zs. One noteworthy difference is that ilo_state_zs always aligns level 0 to 8x4 when HiZ is enabled. HiZ will not be enabled for 1D surfaces as a result.
* ilo: update genhw headersChia-I Wu2015-06-1411-282/+298
| | | | | | | | | | | | | | | | | | | Generate these new enums enum gen_reorder_mode; enum gen_clip_mode; enum gen_front_winding; enum gen_fill_mode; enum gen_cull_mode; enum gen_pixel_location; enum gen_sample_count; enum gen_inputattr_select; enum gen_msrast_mode; enum gen_prefilter_op; Correct the type of GEN6_SAMPLER_DW0_BASE_LOD. Rename gen_logicop_function, gen_sampler_mip_filter, gen_sampler_map_filter, gen_sampler_aniso_ratio, and others.
* ilo: add ilo_image_disable_aux()Chia-I Wu2015-06-143-8/+28
| | | | | When aux bo allocation fails, ilo_image_disable_aux() should be called to disable aux buffer.