summaryrefslogtreecommitdiffstats
Commit message (Expand)AuthorAgeFilesLines
* intel/genxml: Update 3D_MODE and add SLICE_HASH_TABLE.Rafael Antognolli2019-08-121-1/+33
* anv: Implement VK_KHR_pipeline_executable_propertiesJason Ekstrand2019-08-125-4/+295
* anv: Add a ralloc context to anv_pipelineJason Ekstrand2019-08-123-0/+9
* anv: Force a full re-compile when CAPTURE_INTERNAL_REPRESENTATION_TEXT is setJason Ekstrand2019-08-123-57/+75
* anv/pipeline: Split setting up per-stage keys into its own loopJason Ekstrand2019-08-121-3/+8
* anv: Record shader compile stats in the pipeline cacheJason Ekstrand2019-08-124-9/+59
* anv/pipeline: Stash generated code in the pipeline stageJason Ekstrand2019-08-121-42/+47
* intel/fs: Add SLM size to brw_cs_prog_dataJason Ekstrand2019-08-122-0/+2
* intel/compiler: Fill a compiler statistics structJason Ekstrand2019-08-1219-40/+89
* freedreno: disable tiling for cubemapsKhaled Emara2019-08-121-2/+5
* freedreno: add tiling parameters for 2D/2DArray/3DKhaled Emara2019-08-121-2/+19
* freedreno: simplified slices setup for a3xxKhaled Emara2019-08-121-12/+3
* freedreno: enable tiled textures for debug buildsKhaled Emara2019-08-129-8/+173
* intel/fs: add 64 bit integer multiplication loweringPaulo Zanoni2019-08-122-4/+70
* intel/compiler: invert the logic of lower_integer_multiplication()Paulo Zanoni2019-08-121-13/+10
* intel/compiler: don't instantiate a builder for each instructionPaulo Zanoni2019-08-122-12/+10
* intel/compiler: extract subfunctions of lower_integer_multiplication()Paulo Zanoni2019-08-122-186/+197
* nir: merge and extend nir_opt_move_comparisons and nir_opt_move_load_uboRhys Perry2019-08-129-153/+37
* nir: replace nir_move_load_const() with nir_opt_sink()Rhys Perry2019-08-127-146/+238
* anv/gen9: Optimize slice and subslice load balancing behavior.Francisco Jerez2019-08-124-0/+109
* lima/ppir: Add fddx and fddyAndreas Baierl2019-08-124-0/+60
* radv: Enable VK_KHR_pipeline_executable_properties.Bas Nieuwenhuizen2019-08-122-1/+7
* radv: Implement radv_GetPipelineExecutableStatisticsKHR.Bas Nieuwenhuizen2019-08-121-0/+103
* radv: Implement radv_GetPipelineExecutableInternalRepresentationsKHR.Bas Nieuwenhuizen2019-08-121-5/+104
* radv: Implement radv_GetPipelineExecutablePropertiesKHR.Bas Nieuwenhuizen2019-08-121-0/+111
* radv: Keep shader info when needed.Bas Nieuwenhuizen2019-08-124-23/+36
* radv: Add VK_KHR_pipeline_executable_properties in disabled state.Bas Nieuwenhuizen2019-08-121-0/+1
* radv: Use string for nir dumping.Bas Nieuwenhuizen2019-08-124-8/+29
* radv: Get max workgroup size without nir.Bas Nieuwenhuizen2019-08-123-19/+28
* radv: Add utility function to calculate max waves.Bas Nieuwenhuizen2019-08-122-8/+24
* iris/gen9: Optimize slice and subslice load balancing behavior.Francisco Jerez2019-08-125-0/+110
* intel/genxml: Add GT_MODE hashing defs for Gen9.Francisco Jerez2019-08-121-0/+17
* i965/gen9: Optimize slice and subslice load balancing behavior.Francisco Jerez2019-08-125-6/+109
* pan/midgard: Handle 64-bit address in mir_mask_of_read_componentsAlyssa Rosenzweig2019-08-121-1/+36
* pan/midgard: Allocate separate spill indices for lowered movesAlyssa Rosenzweig2019-08-121-6/+4
* pan/midgard: Extend liveness analysis to trinary opsAlyssa Rosenzweig2019-08-121-6/+2
* pan/midgard: Fix load/store pairingAlyssa Rosenzweig2019-08-121-9/+6
* pan/midgard: Implement nir_intrinsic_load_num_work_groupsAlyssa Rosenzweig2019-08-125-0/+21
* pan/midgard: Implement some compute builtinsAlyssa Rosenzweig2019-08-121-0/+28
* pan/midgard: Rename ld_global_id -> ld_compute_idAlyssa Rosenzweig2019-08-122-3/+3
* pan/midgard: Handle partial writes in liveness analysisAlyssa Rosenzweig2019-08-121-9/+5
* pan/midgard: Dump "no spill"?Alyssa Rosenzweig2019-08-121-0/+3
* pan/midgard: Absorb nonexistance sourcesAlyssa Rosenzweig2019-08-121-0/+5
* pan/midgard: Pretty-print destinationsAlyssa Rosenzweig2019-08-121-5/+6
* pan/midgard: Pretty-print unitsAlyssa Rosenzweig2019-08-121-1/+24
* pan/midgard: Print mask in dumped MIRAlyssa Rosenzweig2019-08-121-1/+19
* pan/midgard: Add no_spill flagAlyssa Rosenzweig2019-08-122-6/+15
* pan/midgard: Generalize mir_mask_of_read_componentsAlyssa Rosenzweig2019-08-121-11/+24
* pan/midgard: Implement SSBO accessAlyssa Rosenzweig2019-08-122-11/+115
* pan/midgard: Pipe uniform mask through when spillingAlyssa Rosenzweig2019-08-122-2/+30