summaryrefslogtreecommitdiffstats
Commit message (Expand)AuthorAgeFilesLines
* amd/common: add ac_vgt_gs_mode() helperSamuel Pitoiset2017-12-184-55/+42
* amd/common: add ac_get_cb_shader_mask() helperSamuel Pitoiset2017-12-184-66/+40
* Revert "radv: do not load unused gl_LocalInvocationID/gl_WorkGroupID components"Samuel Pitoiset2017-12-181-5/+2
* radv: port merge tess info from anvDave Airlie2017-12-181-0/+40
* radv: Add external fence support.Bas Nieuwenhuizen2017-12-182-0/+22
* radv: Implement VK_KHR_external_fence_fd.Bas Nieuwenhuizen2017-12-182-0/+48
* radv: Implement fences based on syncobjs.Bas Nieuwenhuizen2017-12-183-15/+109
* amd/common: Add detection of the syncobj wait/signal/reset ioctls.Bas Nieuwenhuizen2017-12-182-0/+2
* radv: Add syncobj signal/reset/wait to winsys.Bas Nieuwenhuizen2017-12-182-0/+44
* configure/meson: Bump libdrm_amdgpu version requirement.Bas Nieuwenhuizen2017-12-182-2/+2
* android: fix vulkan driver buildTapani Pälli2017-12-181-2/+3
* android: fix undefined references to futex APITapani Pälli2017-12-181-0/+1
* docs: mark GL4.3 as finished for r600Dave Airlie2017-12-182-23/+24
* r600: export robust buffer accessDave Airlie2017-12-182-2/+2
* r600: export GLSL 430Dave Airlie2017-12-181-1/+1
* r600/cs: add compute support to capsDave Airlie2017-12-181-2/+2
* r600: always flush between gfx and computeDave Airlie2017-12-185-0/+21
* r600: fix unused variable warningDave Airlie2017-12-181-1/+0
* radv: Fix multi-layer blits.Bas Nieuwenhuizen2017-12-181-25/+24
* freedreno/a5xx: add a5xx blitterRob Clark2017-12-178-1/+498
* freedreno: add generic blitterRob Clark2017-12-177-2/+161
* freedreno: add non-draw batches for compute/blitRob Clark2017-12-1712-32/+82
* freedreno: track staging and shadow perf ctrs for the HUDRob Clark2017-12-175-0/+16
* freedreno: staging upload transfersRob Clark2017-12-173-43/+135
* freedreno: update generated headersRob Clark2017-12-177-63/+334
* anv: Remove unused variable.Bas Nieuwenhuizen2017-12-171-2/+0
* radeonsi: don't call force_dcc_off for buffersMarek Olšák2017-12-161-1/+1
* isl: Don't require VALIGN_2 for R32G32B32_FLOAT on Haswell.Kenneth Graunke2017-12-151-1/+3
* radeon/uvd: add and manage render picture listBoyuan Zhang2017-12-151-4/+25
* radeon/vcn: add and manage render picture listBoyuan Zhang2017-12-151-4/+24
* vl: remove is idr flagBoyuan Zhang2017-12-151-1/+0
* st/va: directly use idr pic flagBoyuan Zhang2017-12-151-5/+3
* radeon/vce: determine idr by pic typeBoyuan Zhang2017-12-151-1/+1
* radeon/vcn: determine idr by pic typeBoyuan Zhang2017-12-151-1/+1
* util: scons: wire up the sha1 testEmil Velikov2017-12-151-0/+7
* swr/rast: Move more RTAI handling out of binnerTim Rowley2017-12-152-12/+2
* swr/rast: EXTRACT2 changed from vextract/vinsert to vshuffleTim Rowley2017-12-153-61/+32
* swr/rast: Fix cache of API thread event managerTim Rowley2017-12-151-1/+1
* swr/rast: Replace VPSRL with LSHRTim Rowley2017-12-154-41/+4
* swr/rast: Rework thread binding parameters for machine partitioningTim Rowley2017-12-157-88/+322
* swr/rast: Pull of RTAI gather & offset out of clip/bin codeTim Rowley2017-12-157-146/+203
* swr/rast: Remove no-op VBROADCAST of vIDTim Rowley2017-12-151-2/+2
* swr/rast: SIMD16 Fetch - Fully widen 32-bit integer vertex componentsTim Rowley2017-12-154-17/+109
* swr/rast: Replace INSERT2 vextract/vinsert with JOIN2 vshuffleTim Rowley2017-12-153-105/+30
* swr/rast: SIMD16 Fetch - Fully widen 16-bit float vertex componentsTim Rowley2017-12-151-7/+48
* swr/rast: SIMD16 Fetch - Fully widen 32-bit float vertex componentsTim Rowley2017-12-154-32/+194
* swr/rast: Pass prim to ClipSimdTim Rowley2017-12-151-5/+5
* swr/rast: Pull most of the VPAI manipulation out of the binner/clipperTim Rowley2017-12-157-158/+177
* swr/rast: Move GatherScissors to headerTim Rowley2017-12-152-127/+127
* swr/rast: Rewrite Shuffle8bpcGatherd using shuffleTim Rowley2017-12-151-182/+62
generated by cgit v1.2.3 (git 2.39.1) at 2024-12-27 07:29:59 +0000