index
:
mesa.git
gallium_va_encpackedheader01
master
Unnamed repository; edit this file 'description' to name the repository.
summary
refs
log
tree
commit
diff
stats
log msg
author
committer
range
Commit message (
Expand
)
Author
Age
Files
Lines
*
i965/fs: Add/use functions to convert to 3src_align1 vstride/hstride
Matt Turner
2018-01-11
1
-28
/
+41
*
anv: Make sure state on primary is correct after CmdExecuteCommands
Alex Smith
2018-01-11
1
-0
/
+9
*
svga: simplify failure code in emit_rss_vgpu9()
Brian Paul
2018-01-11
1
-17
/
+12
*
svga: remove unused fail parameter to EMIT_RS(), EMIT_RS_FLOAT()
Brian Paul
2018-01-11
1
-57
/
+57
*
svga: add assertion in svga_queue_rs()
Brian Paul
2018-01-11
1
-0
/
+1
*
svga: whitespace/formatting fixes in svga_state_rss.c
Brian Paul
2018-01-11
1
-79
/
+75
*
anv: Import mako templates only during execution of anv_extensions
Andres Gomez
2018-01-11
1
-5
/
+5
*
glsl: cleanup shader_cache header guard
Tapani Pälli
2018-01-11
1
-3
/
+3
*
anv: fix maxDescriptorSet* limits
Samuel Iglesias Gonsálvez
2018-01-11
1
-5
/
+5
*
ac: add load_patch_vertices_in() to the abi
Timothy Arceri
2018-01-11
3
-7
/
+26
*
ac/nir: Sanitize location_frac for local variables.
Bas Nieuwenhuizen
2018-01-11
1
-0
/
+1
*
tgsi: include struct definitions for tgsi_build declarations
Rob Herring
2018-01-10
1
-5
/
+1
*
swr: Handle indirect indices in GS
George Kyriazis
2018-01-10
1
-8
/
+39
*
amd/common: use ac_build_buffer_load() for emitting UBO loads
Samuel Pitoiset
2018-01-10
1
-14
/
+3
*
amd/common: import get_{load,store}_intr_attribs() from RadeonSI
Samuel Pitoiset
2018-01-10
3
-31
/
+25
*
dri_util: remove ALLOW_RGB10_CONFIGS option (v2)
Marek Olšák
2018-01-10
2
-5
/
+2
*
swr/rast: switch win32 jit format to COFF
Tim Rowley
2018-01-10
1
-2
/
+2
*
swr/rast: don't use 32-bit gathers for elements < 32-bits in size
Tim Rowley
2018-01-10
1
-1
/
+60
*
swr/rast: autogenerate named structs instead of literal structs
Tim Rowley
2018-01-10
1
-8
/
+15
*
swr/rast: SIMD16 fetch shader jitter cleanup
Tim Rowley
2018-01-10
1
-720
/
+368
*
swr/rast: shuffle header files for msvc pre-compiled header usage
Tim Rowley
2018-01-10
10
-88
/
+143
*
swr/rast: SIMD16 builder - cleanup naming (simd2 -> simd16)
Tim Rowley
2018-01-10
5
-233
/
+239
*
glsl/linker: Safely generate mask of possible locations
Ian Romanick
2018-01-10
1
-4
/
+5
*
glsl/linker: Mark no locations as invalid instead of marking all locations
Ian Romanick
2018-01-10
1
-1
/
+1
*
glsl: Don't handle visit_stop in several ::accept methods
Ian Romanick
2018-01-10
1
-3
/
+6
*
glsl: Remove unnecessary assignments to type
Ian Romanick
2018-01-10
1
-4
/
+0
*
nir: Silence unused parameter warnings
Ian Romanick
2018-01-10
1
-2
/
+2
*
radv: Remove some typos.
Bas Nieuwenhuizen
2018-01-10
2
-4
/
+4
*
radv: Implement VK_EXT_discard_rectangles.
Bas Nieuwenhuizen
2018-01-10
5
-6
/
+110
*
radv: Add mapping between dynamic state mask and external enum.
Bas Nieuwenhuizen
2018-01-10
3
-38
/
+79
*
amd/common: bump the number of available user SGPRS to 32 on GFX9
Samuel Pitoiset
2018-01-10
1
-1
/
+3
*
radv: remove radv_pipeline_layout::push_constant_stages field
Samuel Pitoiset
2018-01-10
2
-3
/
+0
*
amd/common: do not rely on the pipeline for the push constants logic
Samuel Pitoiset
2018-01-10
3
-9
/
+9
*
radv/gfx9: calculate the number of ES VGPRs for merged shaders
Samuel Pitoiset
2018-01-10
1
-3
/
+10
*
radv/gfx9: enable LDS for GS only if the ES type is TES
Samuel Pitoiset
2018-01-10
1
-1
/
+2
*
amd/common: determine the ES type (VS or TES) for the GS on GFX9
Samuel Pitoiset
2018-01-10
2
-0
/
+9
*
i965/nir: lower TES PatchVerticesIn to a constant when a TCS is present
Iago Toral Quiroga
2018-01-10
1
-4
/
+22
*
glsl: remove Lower{TCS,TES}PatchVerticesIn
Iago Toral Quiroga
2018-01-10
4
-31
/
+4
*
i965: lower gl_PatchVerticesIn to a uniform
Iago Toral Quiroga
2018-01-10
1
-0
/
+8
*
i965/nir: add a helper to lower gl_PatchVerticesIn to a uniform
Iago Toral Quiroga
2018-01-10
2
-0
/
+27
*
r600: don't emit tes samplers/views when tes isn't active
Roland Scheidegger
2018-01-10
2
-0
/
+19
*
r600: increase number of UBOs to 15
Roland Scheidegger
2018-01-10
3
-22
/
+37
*
r600: use GET_BUFFER_RESINFO vtx fetch on eg instead of setting up consts
Roland Scheidegger
2018-01-10
4
-58
/
+50
*
r600: increase number of ubos by one to 14
Roland Scheidegger
2018-01-10
4
-4
/
+9
*
r600: set up constants needed for txq for buffers and cube maps with tes
Roland Scheidegger
2018-01-10
1
-0
/
+16
*
r600: don't emit reloc for ring buffer out into the blue
Roland Scheidegger
2018-01-10
2
-8
/
+6
*
r600: hack up num_render_backends on Juniper to 8
Roland Scheidegger
2018-01-10
1
-2
/
+19
*
winsys/radeon: fix up default enabled_rb_mask for r600
Roland Scheidegger
2018-01-10
1
-6
/
+10
*
r600: fix enabled_rb_mask on eg/cm
Roland Scheidegger
2018-01-10
1
-2
/
+9
*
r600: fix sampler indexing with texture buffers sampling
Roland Scheidegger
2018-01-10
2
-2
/
+4
[next]