summaryrefslogtreecommitdiffstats
Commit message (Expand)AuthorAgeFilesLines
* configure.ac: require libdrm 2.4.66 for drmGetDeviceMarek Olšák2016-03-141-1/+1
* i965: Remove useless IR self-destruct backend_shader method.Francisco Jerez2016-03-132-8/+0
* nv50,nvc0: Set only NEW_CP_GLOBALS upon bindingPierre Moreau2016-03-132-2/+2
* freedreno/ir3: lower extract_byte/wordRob Clark2016-03-131-0/+2
* nv50,nvc0: handle SQRT lowering inside the driverIlia Mirkin2016-03-136-23/+27
* nv50/ir: avoid folding mul + add if the mul has a dnzIlia Mirkin2016-03-131-3/+2
* nvc0: fix blit triangle size to fully cover FB's > 8192x8192Ilia Mirkin2016-03-131-4/+4
* freedreno: OUT_RELOC vs OUT_RELOCW fixesRob Clark2016-03-133-7/+7
* freedreno/a4xx: hw binningRob Clark2016-03-134-33/+210
* freedreno/a4xx: use generated headers for draw initiatorRob Clark2016-03-131-3/+4
* freedreno/a4xx: remove RB_RENDER_CONTROL patchingRob Clark2016-03-136-41/+8
* freedreno: update generated headersRob Clark2016-03-135-11/+32
* freedreno/a3xx: move where we deal w/ binning FSRob Clark2016-03-133-10/+10
* freedreno/a4xx: move where we deal w/ binning FSRob Clark2016-03-133-10/+10
* freedreno/a3xx: constify the shader variantsRob Clark2016-03-132-6/+6
* freedreno/a4xx: constify the shader variantsRob Clark2016-03-134-13/+13
* freedreno/a3xx: remove duplicate mark of end of binning cmdsRob Clark2016-03-131-3/+0
* radeonsi: avoid crash when a sampler state is bound for a buffer textureNicolai Hähnle2016-03-131-0/+1
* i965: Use foreach_in_list_reverse_safe() macro.Matt Turner2016-03-121-12/+2
* nir/clone: Add support for cloning a single function_implJason Ekstrand2016-03-122-32/+81
* nir/validate: Better function validationJason Ekstrand2016-03-121-7/+15
* nir/print: Better function argument printingJason Ekstrand2016-03-121-2/+10
* nir/print: Factor variable name lookup into a helperJason Ekstrand2016-03-121-30/+36
* nir: Create function parameters in function_impl_createJason Ekstrand2016-03-121-0/+20
* nir: Add a helper for creating a "bare" nir_function_implJason Ekstrand2016-03-122-10/+20
* nir: Add a new "param" variable mode for parameters and return variablesJason Ekstrand2016-03-123-2/+13
* nir/glsl: Remove dead function parameter handling codeJason Ekstrand2016-03-121-46/+5
* st/va: add HEVC main 10 profileBoyuan Zhang2016-03-111-1/+4
* radeon/video: enable HEVC main 10 decodeBoyuan Zhang2016-03-111-2/+6
* radeon/uvd: handle HEVC main 10 decodeBoyuan Zhang2016-03-111-11/+58
* i965/chv: Display proper brandingBen Widawsky2016-03-114-7/+33
* i965/chv: Update lower min for CS threadsBen Widawsky2016-03-111-1/+1
* i965/chv: Check that compute threads are above thresholdBen Widawsky2016-03-112-0/+9
* i965/chv: Use kernel provided info for max_cs_threadsBen Widawsky2016-03-111-1/+8
* i965: Query and store GPU properties from kernelBen Widawsky2016-03-112-1/+31
* st/mesa: check that the image unit is valid in st_bind_imagesNicolai Hähnle2016-03-111-1/+2
* radeonsi: Lazily re-set sampler views after disabling DCCBas Nieuwenhuizen2016-03-112-5/+8
* st/mesa: remove ST_NEW_MESA flag (v2)Marek Olšák2016-03-114-6/+4
* r600g: clear compressed_depthtex/colortex_mask when binding buffer textureNicolai Hähnle2016-03-111-12/+12
* st/mesa: add GL_ARB_shader_atomic_counter_ops supportIlia Mirkin2016-03-103-7/+58
* mesa: add GL_ARB_shader_atomic_counter_ops supportIlia Mirkin2016-03-106-0/+118
* nvc0: add support for TGSI FMA opsIlia Mirkin2016-03-102-1/+7
* radeonsi: update compressed_colortex_masks when a cmask is created or disabledNicolai Hähnle2016-03-103-2/+51
* radeonsi: move si_decompress_textures to si_blit.cNicolai Hähnle2016-03-103-23/+23
* r600g: update compressed_colortex_masks when a cmask is created or disabledNicolai Hähnle2016-03-101-0/+30
* gallium/radeon: notify all contexts when cmasks are enabled/disabledNicolai Hähnle2016-03-102-0/+10
* i965: Set a proper _BaseFormat for window system renderbuffers in ES.Kenneth Graunke2016-03-101-1/+1
* glcpp: Fix locations when encounting "#<NEWLINE>".Kenneth Graunke2016-03-102-1/+4
* gallium/swr: remove use of BYTE from swr driverTim Rowley2016-03-104-14/+14
* nvc0: expose SM35 perf counters to AMD_performance_monitorSamuel Pitoiset2016-03-101-2/+2
generated by cgit v1.2.3 (git 2.39.1) at 2024-12-18 17:05:11 +0000