summaryrefslogtreecommitdiffstats
Commit message (Expand)AuthorAgeFilesLines
* anv: Handle vkGetPhysicalDeviceQueueFamilyProperties with count == 0Chad Versace2016-12-271-1/+8
* egl: Emit correct error when robust context creation failsChad Versace2016-12-271-12/+26
* anv: return count of queue families writtenDamien Grassart2016-12-271-0/+2
* i965: Allow import/export of ARGB1555 imagesChad Versace2016-12-271-0/+3
* mesa/texformat: Handle GL_RGBA + GL_UNSIGNED_SHORT_5_5_5_1Chad Versace2016-12-271-0/+2
* dri: Add __DRI_IMAGE_FORMAT_ARGB1555Chad Versace2016-12-272-0/+6
* egl/dri2: implement query surface hookTapani Pälli2016-12-271-0/+36
* radv: add some asserts for operations on general queueDave Airlie2016-12-272-0/+3
* radv: Also skip DCC clear flushes for compute.Bas Nieuwenhuizen2016-12-274-12/+16
* radv: handle queue present directly to winsysDave Airlie2016-12-261-1/+9
* intel/blorp_blit: Fix max blit size for gen6Jordan Justen2016-12-261-2/+3
* radv: fix rendering to b10g11r11_ufloat_pack32Dave Airlie2016-12-261-1/+1
* radv: handle multi-component shared load/stores.Dave Airlie2016-12-261-12/+29
* clover: Use Clang's diagnosticsVedran Miletić2016-12-241-1/+6
* radv: return count of queue families writtenDamien Grassart2016-12-251-1/+4
* i965/generator/tex: Handle an immediate sampler with an indirect textureJason Ekstrand2016-12-232-4/+12
* swr: fix icc compile errorBruce Cherniak2016-12-231-1/+1
* radv: set some proper values for interp offset limits.Dave Airlie2016-12-231-3/+3
* radv: bump texel offsets to align with radeonsiDave Airlie2016-12-231-4/+4
* nir/algebraic: Add optimizations for "a == a && a CMP b"Jason Ekstrand2016-12-221-0/+8
* i965: Use nir_opt_trivial_continues and nir_opt_ifJason Ekstrand2016-12-221-0/+9
* nir: Add a pass for moving SPIR-V continue blocks to the ends of loopsJason Ekstrand2016-12-223-0/+259
* nir: Add an optimization pass to remove trivial continuesJason Ekstrand2016-12-223-0/+140
* nir: Correctly handle blocks in cf_node_cf_tree_nextJason Ekstrand2016-12-221-1/+1
* i965: make use of nir_lower_returns() for GLTimothy Arceri2016-12-232-6/+2
* nir: update nir_lower_returns to only predicate instructions when neededTimothy Arceri2016-12-231-6/+41
* i965: disable loop unrolling in GLSL IRTimothy Arceri2016-12-231-1/+1
* i965: use nir loop unrolling passTimothy Arceri2016-12-232-5/+20
* nir: pass compiler rather than devinfo to functions that call nir_optimizeTimothy Arceri2016-12-237-21/+18
* nir: add a loop unrolling passTimothy Arceri2016-12-233-0/+578
* nir: add helper for cloning nir_cf_listTimothy Arceri2016-12-232-9/+56
* nir: update fixup_phi_srcs() to handle registersTimothy Arceri2016-12-231-4/+9
* nir: create helper for fixing phi srcs when cloningTimothy Arceri2016-12-231-15/+21
* nir: Add a LCSAA-passThomas Helland2016-12-233-0/+206
* nir: Add a loop analysis passThomas Helland2016-12-236-3/+986
* i965: use nir_lower_indirect_derefs() for GLSLTimothy Arceri2016-12-233-27/+12
* i965: allow sampler indirects on all gensTimothy Arceri2016-12-231-4/+0
* nir: Add a couple quick-and-dirty out-of-SSA helpersJason Ekstrand2016-12-232-12/+180
* vulkan/wsi/x11: don't crash on null wsi x11 connectionArda Coskunses2016-12-221-0/+3
* vulkan/wsi/x11: don't crash on null visualArda Coskunses2016-12-221-0/+3
* radeonsi: Bugfix needed for hashcatChristian Inci2016-12-221-5/+7
* radeonsi: fix gl_ClipDistance and gl_ClipVertex for pointsNicolai Hähnle2016-12-221-2/+10
* radeonsi: only set VS_OUT_MISC_SIDE_BUS_ENA when the misc vector is usedNicolai Hähnle2016-12-221-5/+6
* llvmpipe: Link tests with CLOCK_LIB.Vinson Lee2016-12-211-1/+2
* radv: fix dual source blendingFredrik Höglund2016-12-221-2/+2
* radv: enable shaderStorageImageExtendedFormatsDave Airlie2016-12-221-1/+1
* radv: enable shaderGatherImageExtendedDave Airlie2016-12-221-1/+1
* radv/image: only touch queue family info for concurrent images.Dave Airlie2016-12-211-2/+4
* radv: flush smem for uniform buffer bit.Dave Airlie2016-12-211-1/+3
* radeonsi: add Polaris12 PCI IDJunwei Zhang2016-12-211-0/+7
generated by cgit v1.2.3 (git 2.39.1) at 2024-12-15 03:05:30 +0000