summaryrefslogtreecommitdiffstats
Commit message (Expand)AuthorAgeFilesLines
* radv/winsys: add RADEON_FLAG_READ_ONLYSamuel Pitoiset2018-01-082-1/+4
* radv/winsys: rework radv_amdgpu_bo_va_op()Samuel Pitoiset2018-01-081-17/+23
* link mesautil with pthreadsIgor Gnatenko2018-01-081-0/+2
* anv: Allow PMA optimization to be enabled in secondary command buffersAlex Smith2018-01-081-1/+21
* glsl: Respect std430 layout in lower_buffer_accessFlorian Will2018-01-081-4/+10
* nir: fix st_nir_assign_var_locations for patch variablesKarol Herbst2018-01-081-2/+6
* nvc0: enable bindless on keplerIlia Mirkin2018-01-073-4/+5
* nvc0: add bindless image support for keplerIlia Mirkin2018-01-0711-75/+272
* nvc0: add support for bindless textures on kepler+Ilia Mirkin2018-01-0710-5/+183
* nv50/ir: use the image info in the instruction rather than declIlia Mirkin2018-01-071-52/+24
* nvc0/ir: safen up lowering logic against overwriting reused valuesIlia Mirkin2018-01-071-2/+4
* nvc0: update tic in-place when buffer address changesIlia Mirkin2018-01-072-14/+21
* nvc0: ensure that pushbuf keeps ref to old text/tls bosIlia Mirkin2018-01-071-0/+13
* i965: Torch public intel_batchbuffer_emit_dword/float helpers.Kenneth Graunke2018-01-062-15/+2
* i965: Require space for MI_BATCHBUFFER_END.Kenneth Graunke2018-01-061-2/+5
* i965: Shut up a few unused variable warnings.Kenneth Graunke2018-01-061-2/+2
* ac: add ac_build_fmin/fmax helpersMarek Olšák2018-01-062-15/+22
* mesa: remove dd_function_table::GetCompressedTexSubImage and clean it upMarek Olšák2018-01-065-32/+11
* mesa: Tidy up the 4.6 section of GL4x.xmlNeil Roberts2018-01-061-5/+10
* radv: remove unused radv_color_buffer_info::cb_clear_valueXSamuel Pitoiset2018-01-051-2/+0
* anv: Take write mask into account in has_color_buffer_write_enabledAlex Smith2018-01-051-9/+18
* mesa: Add GL4.6 aliases of functions from GL_ARB_indirect_parametersNeil Roberts2018-01-051-0/+22
* radv: enable denorms for 64-bit and 16-bit floatsSamuel Pitoiset2018-01-051-0/+14
* amd/common: correctly detect if we need ring buffersSamuel Pitoiset2018-01-051-7/+9
* amd/common: use ac_image_load when lod is zeroSamuel Pitoiset2018-01-051-1/+3
* radv: limit the scissor bug workaround to Vega 10 and RavenSamuel Pitoiset2018-01-051-1/+6
* glsl/standalone: set MaxTransformFeedbackBuffersAlejandro Piñeiro2018-01-051-0/+3
* glsl/standalone: set MaxVertexStreamsAlejandro Piñeiro2018-01-051-0/+3
* glsl/standalone: set MaxUniformBufferBindingsAlejandro Piñeiro2018-01-051-0/+3
* glsl/standalone: point which arguments are mandatoryAlejandro Piñeiro2018-01-051-1/+4
* ac: rework ac_llvm_extract_elem()Timothy Arceri2018-01-051-3/+3
* st/glsl_to_nir/radeonsi: enable tessellation shadersTimothy Arceri2018-01-052-1/+5
* gallium/tgsi: add patch support to tgsi_get_gl_varying_semantic()Timothy Arceri2018-01-051-3/+8
* radeonsi: add dummy implementation of si_nir_scan_tess_ctrl()Timothy Arceri2018-01-053-0/+23
* ac/radeonsi: add load_tess_coord() to the abiTimothy Arceri2018-01-053-24/+42
* radeonsi: make si_llvm_emit_tcs_epilogue compatible with emit_outputs abiTimothy Arceri2018-01-051-3/+7
* radeonsi/nir: gather tess propertiesTimothy Arceri2018-01-051-0/+29
* ac/radeonsi: add tcs_rel_ids to the abiTimothy Arceri2018-01-054-18/+18
* radeonsi: add unpack_llvm_param() helperTimothy Arceri2018-01-051-6/+12
* ac: add {tcs,tes}_patch_id to the abiTimothy Arceri2018-01-054-19/+16
* radeonsi: add nir support for tcs outputsTimothy Arceri2018-01-051-0/+118
* ac: move some helpers to ac_llvm_build.cTimothy Arceri2018-01-053-40/+50
* ac: add store_tcs_outputs() to the abiTimothy Arceri2018-01-052-24/+51
* radeonsi: add si_nir_load_input_tcs()Timothy Arceri2018-01-051-0/+45
* radeonsi: add get_dw_address_from_generic_indices() helperTimothy Arceri2018-01-051-30/+46
* ac: call load_tcs_input() via the abiTimothy Arceri2018-01-051-19/+17
* ac: add load_tes_inputs() to the abiTimothy Arceri2018-01-053-22/+52
* radeonsi: add si_nir_load_input_tes()Timothy Arceri2018-01-052-0/+59
* swr/rast: fix invalid sign masks in avx512 simdlib codeTim Rowley2018-01-043-3/+3
* radv: Use correct flush bits for flushing L2 during CB/DB flushes.Bas Nieuwenhuizen2018-01-041-13/+16
generated by cgit v1.2.3 (git 2.39.1) at 2024-12-27 19:07:26 +0000