summaryrefslogtreecommitdiffstats
Commit message (Expand)AuthorAgeFilesLines
...
* nvc0: set rsvd_kick correctlyMaarten Lankhorst2013-06-261-0/+1
* nvc0: fix push_space checks for video decodingMaarten Lankhorst2013-06-264-9/+10
* ilo: Remove max_threads dead code path.Vinson Lee2013-06-261-3/+0
* winsys/intel: fix typo in "ETIMEOUT"Jean-Sébastien Pédron2013-06-261-1/+1
* ilo: use a bitmask for enabled constant buffersChia-I Wu2013-06-262-11/+14
* vl/mpeg12: handle mpeg-1 bitstreams more correctlyMaarten Lankhorst2013-06-261-5/+16
* ilo: support PIPE_CAP_USER_INDEX_BUFFERSChia-I Wu2013-06-269-36/+97
* ilo: make pipe_draw_info a context stateChia-I Wu2013-06-269-39/+33
* ilo: support PIPE_CAP_USER_CONSTANT_BUFFERSChia-I Wu2013-06-265-23/+88
* i915: Drop dead batch dumping code.Eric Anholt2013-06-263-860/+0
* intel: Drop little bits of dead code.Eric Anholt2013-06-265-15/+0
* i965: Stop recomputing the miptree's size from the texture image.Eric Anholt2013-06-262-13/+7
* i965: Drop unused argument to translate_tex_format().Eric Anholt2013-06-263-4/+0
* i965/gen4-5: Stop using bogus polygon_offset_scale field.Eric Anholt2013-06-263-20/+1
* i915: Use the current drawbuffer's depth for polygon offset scale.Eric Anholt2013-06-261-1/+1
* intel: Add perf debug for glCopyPixels() fallback checks.Eric Anholt2013-06-261-33/+39
* i965: Add debug to INTEL_DEBUG=blorp describing hiz/blit/clear ops.Eric Anholt2013-06-263-0/+39
* ra: Fix register spilling.Eric Anholt2013-06-261-5/+39
* i965/fs: Dump IR when fatally not compiling due to bad register spilling.Eric Anholt2013-06-261-1/+2
* xmlpool/build: Make sure to set mo properlyNaohiro Aota2013-06-251-1/+1
* i965: Remove the rest of brw_update_draw_buffer().Eric Anholt2013-06-251-27/+5
* i965: Stop updating FBO state on drawbuffers change.Eric Anholt2013-06-251-8/+0
* i965: Stop recomputing drawbuffer bounds on drawbuffer change.Eric Anholt2013-06-251-2/+0
* i965: Remove _NEW_DEPTH state flagging on drawbuffers change.Eric Anholt2013-06-252-3/+1
* intel: Stop doing special _NEW_STENCIL state flagging on drawbuffers.Eric Anholt2013-06-254-10/+5
* i965: Stop flagging viewport/scissor change on drawbuffers change.Eric Anholt2013-06-251-3/+0
* i965: Stop flagging _NEW_POLYGON on drawbuffers change.Eric Anholt2013-06-251-5/+0
* radeon: Remove gratuitous custom framebuffer resize code.Eric Anholt2013-06-251-31/+0
* intel: Remove gratuitous custom framebuffer resize code.Eric Anholt2013-06-251-30/+6
* mesa: Remove the Initialized field from framebuffers.Eric Anholt2013-06-257-12/+0
* mesa: Remove Driver.GetBufferSize and its callers.Eric Anholt2013-06-259-129/+0
* glsl: Fix gl_shader_program::UniformLocationBaseScale assert.Vinson Lee2013-06-251-1/+1
* svga: allow 3D transfers in svga_texture_transfer_map()Brian Paul2013-06-251-4/+3
* svga: use new svga_define_texture_level() helperBrian Paul2013-06-252-2/+15
* svga: fix layer/level mix-up in svga_mark_surface_dirty()Brian Paul2013-06-251-1/+1
* svga: use new svga_age_texture_view() helperBrian Paul2013-06-252-1/+14
* svga: add array index assertion in svga_validate_sampler_view()Brian Paul2013-06-251-0/+1
* svga: use svga_texture() helper instead of castingBrian Paul2013-06-251-1/+1
* util/debug: Cleanup/improve debug_symbol_name_dbghelp.José Fonseca2013-06-251-78/+161
* util/debug: Make debug_backtrace_capture work for 64bit windows.José Fonseca2013-06-252-2/+61
* draw: allow overflows in the llvm pathsZack Rusin2013-06-251-4/+8
* draw: avoid overflows in the llvm draw loopZack Rusin2013-06-251-8/+6
* nvc0: do not set tiled mode on gart bo when fence debugging is usedMaarten Lankhorst2013-06-254-9/+15
* ilo: honor render condition in blitterChia-I Wu2013-06-254-8/+23
* ilo: remove ilo_shader_internal.h from GEN6 pipelineChia-I Wu2013-06-253-38/+55
* ilo: remove ilo_shader_internal.h from GEN7 pipelineChia-I Wu2013-06-251-11/+6
* ilo: speed up ilo_shader_select_kernel_routing() a bitChia-I Wu2013-06-252-4/+32
* ilo: move SBE setup code to ilo_shader.cChia-I Wu2013-06-256-155/+237
* ilo: use ilo_shader_state exclusively in GPEChia-I Wu2013-06-256-107/+44
* ilo: map SO registers at shader compile timeChia-I Wu2013-06-256-37/+72
generated by cgit v1.2.3 (git 2.39.1) at 2024-12-27 08:27:55 +0000