summaryrefslogtreecommitdiffstats
Commit message (Expand)AuthorAgeFilesLines
...
* radv: Consolidate GFX9 merged shader lookup logicAlex Smith2018-06-013-35/+26
* radv: Set active_stages the same whether or not shaders were cachedAlex Smith2018-06-011-5/+2
* st/mesa: relax requirements for ARB_ES3_compatibilityMarek Olšák2018-06-011-4/+7
* anv/blorp: Write relocated values into surface statesScott D Phillips2018-05-313-16/+22
* anv: Use an address for each anv_image planeJason Ekstrand2018-05-315-35/+32
* anv/cmd_buffer: Rework surface relocation helpersJason Ekstrand2018-05-311-25/+19
* anv: Use an anv_address in anv_bufferJason Ekstrand2018-05-319-61/+34
* anv/cmd_buffer: Use anv_address for handling indirect parametersJason Ekstrand2018-05-311-44/+51
* anv: Use an anv_address in anv_buffer_viewJason Ekstrand2018-05-315-27/+36
* anv: Use full anv_addresses in anv_surface_stateJason Ekstrand2018-05-313-51/+55
* anv: Add some anv_address helpersJason Ekstrand2018-05-311-0/+24
* anv: Add vma_heap allocators in anv_deviceScott D Phillips2018-05-312-0/+144
* intel/common: Add an address de-canonicalization helperJason Ekstrand2018-05-311-0/+12
* util: Add a randomized test for the virtual memory allocatorScott D Phillips2018-05-316-1/+316
* util: Add a virtual memory allocatorJason Ekstrand2018-05-314-1/+292
* radv: Add startup debug option.Bas Nieuwenhuizen2018-05-314-2/+50
* radv: Add option to print errors even in optimized builds.Bas Nieuwenhuizen2018-05-3114-96/+108
* radv: Make the sem_info allocate/free functions static.Bas Nieuwenhuizen2018-05-312-15/+9
* nir: optimize iand(ieq(a, 0), ieq(b, 0)) to ieq(ior(a, b), 0)Samuel Pitoiset2018-05-311-0/+2
* mesa: don't call Driver.TexEnv with invalid argumentsTapani Pälli2018-05-311-20/+34
* v3d: Fix automake linking error.Vinson Lee2018-05-301-1/+3
* virgl: Update virgl_hw.hJakob Bornecrantz2018-05-301-0/+1
* virgl: add ARB_transform_feedback_overflow_query supportDave Airlie2018-05-302-2/+4
* virgl: add polygon offset clampDave Airlie2018-05-301-1/+2
* virgl: add derivative control supportDave Airlie2018-05-301-1/+2
* virgl: add ARB_conditional_render_inverted supportDave Airlie2018-05-301-1/+2
* virgl: update caps bitset to latest version.Dave Airlie2018-05-301-0/+5
* nir: add unsigned comparison simplificationsTimothy Arceri2018-05-301-0/+2
* radv: Only expose subgroup shuffles on VI+.Bas Nieuwenhuizen2018-05-301-2/+5
* radv: fix emitting descriptor pointers with LLVM < 7Samuel Pitoiset2018-05-301-2/+4
* nv30: add a couple of missed shader capsIlia Mirkin2018-05-301-0/+2
* nv30: ensure that displayable formats are marked accordinglyIlia Mirkin2018-05-301-4/+6
* mesa: expose ARB_tessellation_shader in the compatibility profileMarek Olšák2018-05-293-3/+6
* mesa: expose AMD_vertex_shader_layer in the compatibility profileMarek Olšák2018-05-292-2/+3
* mesa: expose ARB_gpu_shader5 in the compatibility profileMarek Olšák2018-05-292-3/+5
* st/mesa: use PIPE_CAP_GLSL_FEATURE_LEVEL_COMPATIBILITYMarek Olšák2018-05-291-10/+15
* gallium: add PIPE_CAP_GLSL_FEATURE_LEVEL_COMPATIBILITYMarek Olšák2018-05-2918-0/+37
* mesa: update fixed-func state constants for TCS, TES, GSMarek Olšák2018-05-291-28/+36
* mesa: print Compatibility Profile in the version stringMarek Olšák2018-05-291-1/+3
* glsl: parse #version XXX compatibilityMarek Olšák2018-05-291-4/+8
* st/mesa: fix assertion failures with GL_UNSIGNED_INT64_ARB (v2)Marek Olšák2018-05-291-1/+2
* mesa: handle GL_UNSIGNED_INT64_ARB properly (v2)Marek Olšák2018-05-292-1/+3
* mesa: add display list support for glPatchParameter{i,fv}()Timothy Arceri2018-05-301-0/+78
* glx/drisw: make the shm/non-shm loader extensions separately.Dave Airlie2018-05-301-8/+24
* drisw/glx: implement getImageShmMarc-André Lureau2018-05-301-1/+30
* drisw: use getImageShm() if availableMarc-André Lureau2018-05-301-1/+22
* drisw: learn to query shmid handle typeMarc-André Lureau2018-05-304-3/+12
* drisw/glx: use XShm if possibleMarc-André Lureau2018-05-302-24/+144
* drisw: use shared memory when possibleMarc-André Lureau2018-05-301-12/+60
* drisw: use putImageShm if availableMarc-André Lureau2018-05-302-8/+32