summaryrefslogtreecommitdiffstats
Commit message (Expand)AuthorAgeFilesLines
...
* radeonsi: remove si_atom::idMarek Olšák2018-04-274-28/+15
* radeonsi: don't use an indirect table for state atomsMarek Olšák2018-04-2714-172/+148
* radeonsi: rename r600_atom -> si_atomMarek Olšák2018-04-2710-76/+76
* radeonsi: remove r600_pipe_common.hMarek Olšák2018-04-2714-347/+302
* radeonsi/gfx9: workaround for INTERP with indirect indexingMarek Olšák2018-04-271-6/+13
* radeonsi: rewrite DCC format compatibility checking codeMarek Olšák2018-04-271-56/+42
* radeonsi: implement DCC fast clear swizzle constraints more accuratelyMarek Olšák2018-04-273-35/+65
* radeonsi: rename variables and document stuff around DCC fast clearMarek Olšák2018-04-271-41/+42
* radeonsi: fully enable 2x DCC MSAA for array and non-array texturesMarek Olšák2018-04-274-14/+20
* radeonsi: enable fast color clear for level 0 of mipmapped textures on <= VIMarek Olšák2018-04-272-9/+24
* ac/surface: handle DCC subresource fast clear restriction on VIMarek Olšák2018-04-271-1/+20
* swr/rast: No need to export GetSimdValidIndicesGfxGeorge Kyriazis2018-04-271-4/+0
* swr/rast: Small editorial changesGeorge Kyriazis2018-04-273-19/+17
* swr/rast: Use new processor detection mechanismGeorge Kyriazis2018-04-272-1/+51
* swr/rast: Output rasterizer dir to console since it's process specificGeorge Kyriazis2018-04-271-1/+4
* swr/rast: Add TranslateGfxAddress for shaderGeorge Kyriazis2018-04-273-3/+19
* swr/rast: jit PRINT improvements.George Kyriazis2018-04-271-2/+13
* swr/rast: Fix regressions.George Kyriazis2018-04-271-1/+1
* swr/rast: Cleanup old cruft.George Kyriazis2018-04-271-17/+3
* swr/rast: Package events.proto with core outputGeorge Kyriazis2018-04-272-2/+32
* swr/rast: Fix init in EventHandlerWorkerStatsGeorge Kyriazis2018-04-271-1/+4
* swr/rast: Fix return type of VCVTPS2PH.George Kyriazis2018-04-271-1/+1
* swr/rast: WIP Translation handlingGeorge Kyriazis2018-04-272-18/+26
* swr/rast: Use different handing for stream masksGeorge Kyriazis2018-04-275-6/+11
* swr/rast: Silence warningsGeorge Kyriazis2018-04-273-4/+2
* swr/rast: Add support for TexelMask evaluationGeorge Kyriazis2018-04-272-0/+44
* swr/rast: Internal core changeGeorge Kyriazis2018-04-271-0/+1
* swr/rast: Fix x86 lowering 64-bit float handlingGeorge Kyriazis2018-04-272-6/+56
* swr/rast: Add some SIMD_T utility functorsGeorge Kyriazis2018-04-271-0/+66
* swr/rast: Fix wrong type allocationGeorge Kyriazis2018-04-271-1/+1
* swr: touch generated files to update timestampGeorge Kyriazis2018-04-271-0/+11
* swr/rast: Fix byte offset for non-indexed drawsGeorge Kyriazis2018-04-271-3/+3
* util/u_queue: fix a deadlock in util_queue_finishMarek Olšák2018-04-272-0/+10
* meson: fix race condition revealed by using 0.44Dylan Baker2018-04-271-3/+3
* bin: force git show to use default pretty settingDylan Baker2018-04-271-2/+2
* mesa: add TBO support for GL_EXT_texture_norm16Tapani Pälli2018-04-271-3/+3
* ac: fix texture query LOD for 1D textures on GFX9Samuel Pitoiset2018-04-271-0/+8
* etnaviv: remove not needed includesChristian Gmeiner2018-04-271-3/+0
* etnaviv: remove redundant includeChristian Gmeiner2018-04-271-2/+0
* glsl: replace some asserts with unreachable when processing the astTimothy Arceri2018-04-271-6/+3
* mesa: drop the buffer mode param from the DrawBuffer driver functionTimothy Arceri2018-04-278-11/+10
* anv/icl: Enable Vulkan on Ice LakeAnuj Phogat2018-04-261-0/+2
* anv: enable VK_EXT_shader_viewport_index_layerCaio Marcelo de Oliveira Filho2018-04-262-0/+2
* anv/allocator: Don't shrink either end of the block poolJason Ekstrand2018-04-261-4/+4
* broadcom/vc5: Add support for centroid varyings.Eric Anholt2018-04-267-4/+97
* broadcom/vc5: Add an assert about GFXH-1559.Eric Anholt2018-04-261-0/+9
* broadcom/vc5: Add validation that we don't violate GFXH-1633 requirements.Eric Anholt2018-04-261-0/+13
* broadcom/vc5: Add validation that we don't violate GFXH-1625 requirements.Eric Anholt2018-04-261-0/+5
* broadcom/vc5: Implement GFXH-1742 workaround (emit 2 dummy stores on 4.x).Eric Anholt2018-04-261-8/+27
* broadcom/vc5: Add QPU validation for register writes after thrend.Eric Anholt2018-04-261-3/+31
generated by cgit v1.2.3 (git 2.39.1) at 2024-12-25 03:11:03 +0000