summaryrefslogtreecommitdiffstats
Commit message (Expand)AuthorAgeFilesLines
* Revert "cso: don't release sampler states that are bound"Michel Dänzer2016-12-191-3/+1
* cso: Make sanitize_hash safe for samplersMichel Dänzer2016-12-191-1/+43
* cso: Store hash key in struct cso_samplerMichel Dänzer2016-12-192-0/+2
* cso: Optimize cso_save/restore_fragment_samplersMichel Dänzer2016-12-191-4/+17
* cso: Store pointers to struct cso_sampler in struct sampler_infoMichel Dänzer2016-12-191-15/+18
* cso: Don't restore nr_samplers in cso_restore_fragment_samplersMichel Dänzer2016-12-191-1/+0
* EGL/android: Enhance pbuffer implementationLiu Zhiquan2016-12-191-81/+96
* radv: Use correct workgroup size limits.Bas Nieuwenhuizen2016-12-181-4/+4
* radv: expose the compute queueDave Airlie2016-12-181-11/+41
* radv: Only emit PFP ME syncs for DMA on the GFX queue.Bas Nieuwenhuizen2016-12-181-2/+2
* radv: Create an empty CS per ring type.Bas Nieuwenhuizen2016-12-182-7/+20
* radv: Don't enable CMASK on compute queues.Bas Nieuwenhuizen2016-12-184-8/+62
* radv: Use RELEASE_MEM packet for MEC timestamp query.Bas Nieuwenhuizen2016-12-182-9/+21
* radv: Implement indirect dispatch for the MEC.Bas Nieuwenhuizen2016-12-181-9/+17
* radv: update vkCmdUpdateBuffer for the MEC.Bas Nieuwenhuizen2016-12-181-1/+3
* radv: Implement cache flushing for the MEC.Bas Nieuwenhuizen2016-12-181-7/+29
* radv: add semaphore supportDave Airlie2016-12-183-11/+72
* radv: pass queue index into winsys submissionDave Airlie2016-12-183-5/+13
* radv: init compute queue and avoid initing transfer queuesDave Airlie2016-12-183-15/+35
* radv/winsys: Make WaitIdle queue aware.Bas Nieuwenhuizen2016-12-185-21/+38
* radv/meta: update header infoDave Airlie2016-12-181-1/+2
* radv: hook compute clears into clear image api.Dave Airlie2016-12-181-8/+33
* radv: clear image implementation for compute queueDave Airlie2016-12-183-9/+272
* radv/meta: split clear image out into a separate layer clear functionDave Airlie2016-12-181-117/+128
* radv: implement image->image copies using compute shaderDave Airlie2016-12-184-6/+343
* radv: add a compute shader implementation for buffer to imageDave Airlie2016-12-183-6/+325
* radv: Use correct pitch for views with different block size.Bas Nieuwenhuizen2016-12-181-1/+4
* radv: Store queue family in command buffers.Dave Airlie2016-12-182-2/+35
* radv: start fixing up queue allocate for multiple queuesDave Airlie2016-12-182-15/+53
* radv/winsys: start adding support for DMA/compute queueDave Airlie2016-12-181-5/+20
* radv/winsys: Expose number of compute/dma rings.Bas Nieuwenhuizen2016-12-182-2/+15
* freedreno/a5xx: border color supportRob Clark2016-12-181-3/+160
* freedreno/a5xx: use MRT0 to import linear zsRob Clark2016-12-181-5/+20
* freedreno: fdN_gmem_restore_format() is not gen specificRob Clark2016-12-188-50/+25
* freedreno/a5xx: cargo-cult end-batch sequence more faithfullyRob Clark2016-12-184-4/+39
* freedreno/a5xx: misc fixRob Clark2016-12-181-1/+1
* freedreno/a5xx: fix (at least some) vtx formatsRob Clark2016-12-181-1/+1
* freedreno/a5xx: more formatsRob Clark2016-12-181-25/+25
* freedreno/a5xx: fixup capsRob Clark2016-12-182-6/+11
* freedreno/a5xx: fix random faults on first sysmem drawRob Clark2016-12-181-0/+3
* freedreno: update generated headersRob Clark2016-12-186-17/+80
* freedreno/a5xx: fix stride/size for mem->gmem blitsRob Clark2016-12-181-5/+7
* radv/winsys: consolidate request->fence codeDave Airlie2016-12-171-22/+19
* radv: handle fence allocation failingDave Airlie2016-12-171-1/+4
* radv: Don't bail out on pipeline create failure.Bas Nieuwenhuizen2016-12-171-21/+17
* spirv/nir: add support for ImageGatherExtendedIlia Mirkin2016-12-161-7/+69
* anv: Fix uniform and storage buffer offset alignment limits.Francisco Jerez2016-12-161-2/+2
* nir: Remove nir_array from lower_locals_to_regsThomas Helland2016-12-161-9/+0
* swr: Implement fence attached work queues for deferred deletion.Bruce Cherniak2016-12-169-54/+255
* nir: Turn imov/fmov of undef into undefTimothy Arceri2016-12-161-6/+6
generated by cgit v1.2.3 (git 2.39.1) at 2024-12-22 19:43:37 +0000