summaryrefslogtreecommitdiffstats
Commit message (Expand)AuthorAgeFilesLines
...
* intel/eu/gen11+: Mark dot product opcodes as unsupported on opcode_descs table.Francisco Jerez2019-10-111-4/+4
* intel/eu/gen12: Implement datatype binary encoding.Francisco Jerez2019-10-111-7/+55
* intel/eu/gen12: Implement immediate 64 bit constant encoding.Sagar Ghuge2019-10-111-2/+13
* intel/eu/gen12: Implement compact instruction binary encoding.Francisco Jerez2019-10-111-39/+49
* intel/eu/gen12: Implement indirect region binary encoding.Francisco Jerez2019-10-111-8/+15
* intel/eu/gen12: Implement SEND instruction binary encoding.Francisco Jerez2019-10-111-69/+135
* intel/eu/gen12: Implement control flow instruction binary encoding.Francisco Jerez2019-10-111-0/+6
* intel/eu/gen12: Implement three-source instruction binary encoding.Francisco Jerez2019-10-111-67/+85
* intel/eu/gen12: Implement basic instruction binary encoding.Francisco Jerez2019-10-111-47/+51
* intel/eu/gen12: Add sanity-check asserts to brw_inst_bits() and brw_inst_set_...Francisco Jerez2019-10-111-0/+2
* intel/eu/gen12: Extend brw_inst.h macros for Gen12 support.Francisco Jerez2019-10-111-202/+346
* intel/ir: Represent physical edge of unconditional CONTINUE instruction.Francisco Jerez2019-10-111-0/+2
* intel/ir: Represent physical edge of ELSE instruction.Francisco Jerez2019-10-111-0/+1
* intel/ir: Represent logical edge of BREAK instruction.Francisco Jerez2019-10-111-0/+1
* intel/ir: Add helper function to push block onto CFG analysis stack.Francisco Jerez2019-10-111-4/+13
* intel/ir: Represent physical and logical subsets of the CFG.Francisco Jerez2019-10-113-40/+81
* intel/ir: Drop hard-coded correspondence between IR and HW opcodes.Francisco Jerez2019-10-112-95/+85
* intel/eu: Encode and decode native instruction opcodes from/to IR opcodes.Francisco Jerez2019-10-117-15/+41
* intel/eu: Rework opcode description tables to allow efficient look-up by eith...Francisco Jerez2019-10-115-304/+166
* intel/eu: Fix up various type conversions in brw_eu.c that are illegal C++.Francisco Jerez2019-10-114-13/+13
* intel/eu: Split brw_inst ex_desc accessors for SEND(C) vs. SENDS(C).Francisco Jerez2019-10-115-32/+46
* intel/fs: Fix constness of implied_mrf_writes() argument.Francisco Jerez2019-10-112-2/+2
* intel/fs: Define is_send() convenience IR helper.Francisco Jerez2019-10-111-1/+7
* intel/fs: Define is_payload() method of the IR instruction class.Francisco Jerez2019-10-112-0/+39
* intel/fs: Teach fs_inst::is_send_from_grf() about some missing send-like inst...Francisco Jerez2019-10-111-0/+3
* nir/dead_cf: Remove dead control flow after infinite loops.Bas Nieuwenhuizen2019-10-111-0/+7
* aco: don't use p_as_uniform for vgpr sampler/image indicesRhys Perry2019-10-111-1/+3
* aco: implement divergent vulkan_resource_indexRhys Perry2019-10-112-4/+14
* aco: readfirstlane vgpr pointers in convert_pointer_to_64_bit()Rhys Perry2019-10-111-0/+2
* aco: use can_accept_constant in valu_can_accept_literalRhys Perry2019-10-111-7/+8
* aco: don't apply sgprs/constants to read/write lane instructionsRhys Perry2019-10-111-1/+11
* nir/lower_input_attachments: pass on non-uniform access flagRhys Perry2019-10-111-0/+2
* nir/lower_non_uniform: lower image/texture instructions taking derefsRhys Perry2019-10-111-10/+88
* etnaviv: rework etna_resource_create tiling choiceJonathan Marek2019-10-111-40/+26
* etnaviv: rework compatible render baseJonathan Marek2019-10-117-58/+64
* etnaviv: get addressing mode from tiling layoutJonathan Marek2019-10-115-24/+8
* etnaviv: clear texture cache and flush ts when texture is modifiedJonathan Marek2019-10-113-29/+53
* etnaviv: output the same shader-db format as freedreno, v3d and intelChristian Gmeiner2019-10-111-6/+3
* etnaviv: nir: start to make use of compile_error(..)Christian Gmeiner2019-10-112-12/+15
* gitlab-ci: Disable meson-mingw32-x86_64 job again for nowMichel Dänzer2019-10-111-1/+1
* gitlab-ci: Add .use-debian-10 templateMichel Dänzer2019-10-111-6/+8
* gitlab-ci: Remove redundant .meson-cross template scriptMichel Dänzer2019-10-111-2/+0
* gallivm: fix coroutines on aarch64 with llvm 8Dave Airlie2019-10-111-0/+6
* llvmpipe: add support for tg4 component selection.Dave Airlie2019-10-112-0/+5
* st/glsl: add support for alternate TG4 encoding.Dave Airlie2019-10-112-1/+22
* gallium: add a a new cap for changing the TGSI TG4 instruction encodingDave Airlie2019-10-114-0/+11
* gallivm/sample: add gather component selection to the key.Dave Airlie2019-10-112-1/+16
* llvmpipe: increase max texture size to 2GBRoland Scheidegger2019-10-111-1/+5
* gitlab-ci: Add a mingw x86_64 jobDylan Baker2019-10-103-2/+38
* appveyor: Add support for meson as well as scons on windowsDylan Baker2019-10-102-30/+73
generated by cgit v1.2.3 (git 2.39.1) at 2024-12-26 03:12:52 +0000