summaryrefslogtreecommitdiffstats
Commit message (Expand)AuthorAgeFilesLines
* i965: Emit CS stall before MEDIA_VFE_STATE.Kenneth Graunke2017-12-041-0/+12
* i965: Move PIPE_CONTROL defines and prototypes to brw_pipe_control.h.Kenneth Graunke2017-12-044-62/+90
* spirv: Replace unreachable with vtn_failJason Ekstrand2017-12-046-111/+118
* spirv: Replace assert with vtn_assertJason Ekstrand2017-12-045-249/+251
* spirv: Add vtn_fail and vtn_assert helpersJason Ekstrand2017-12-042-0/+67
* util: Add a NORETURN macroJason Ekstrand2017-12-043-0/+11
* spirv: Do something useful with OpSourceJason Ekstrand2017-12-041-1/+21
* spirv: Rework loggingJason Ekstrand2017-12-044-18/+119
* spirv: Re-arrange vtn_builder initializationJason Ekstrand2017-12-041-6/+7
* spirv: Parent the nir_shader to the builder while buildingJason Ekstrand2017-12-041-1/+4
* freedreno: mark stencil buffer valid too in case of z32x24s8Rob Clark2017-12-042-2/+4
* freedreno: remove use of u_transferRob Clark2017-12-0411-41/+30
* freedreno: add -Wno-packed-bitfield-compat for meson buildEric Engestrom2017-12-041-2/+12
* glsl: don't run intrastage array validation when the interface type is not an...Samuel Iglesias Gonsálvez2017-12-041-1/+1
* glsl/es: precision qualifier doesn't need to match in UBOsSamuel Iglesias Gonsálvez2017-12-041-1/+1
* nvc0/ir: Properly lower 64-bit shifts when the shift value is >32Pierre Moreau2017-12-041-1/+1
* glsl: Match order of gl_LightSourceParameters elements.Fabian Bieler2017-12-031-2/+2
* glsl: Fix gl_NormalScale.Fabian Bieler2017-12-033-2/+6
* st/glsl_to_nir/radeonsi: enable gs support for nir backendTimothy Arceri2017-12-043-29/+47
* ac: add si_nir_load_input_gs() to the abiTimothy Arceri2017-12-045-14/+64
* ac: move build_varying_gather_values() to ac_llvm_build.h and exposeTimothy Arceri2017-12-043-28/+32
* ac: add basic nir -> llvm type helperTimothy Arceri2017-12-041-0/+22
* radeonsi: create si_llvm_load_input_gs()Timothy Arceri2017-12-042-23/+44
* radeonsi: pass llvm type to lds_load()Timothy Arceri2017-12-041-13/+13
* radeonsi: add llvm_type_is_64bit() helperTimothy Arceri2017-12-041-0/+9
* radeonsi: pass llvm type to si_llvm_emit_fetch_64bit()Timothy Arceri2017-12-043-12/+18
* radeonsi: add nir support for gs epilogueTimothy Arceri2017-12-041-4/+21
* radeonsi: add nir support for es epilogueTimothy Arceri2017-12-041-16/+13
* radeonsi: add nir support for ls epilogueTimothy Arceri2017-12-041-15/+14
* st/glsl_to_nir: add gs support to st_nir_assign_var_locations()Timothy Arceri2017-12-041-6/+17
* st/glsl_to_nir: use nir_lower_io_arrays_to_elements() to lower arraysTimothy Arceri2017-12-041-1/+1
* nir: allow builin arrays to be loweredTimothy Arceri2017-12-041-7/+10
* nir: add array lowering function that assumes there are no indirectsTimothy Arceri2017-12-042-1/+44
* radv: enable nir varying array splittingTimothy Arceri2017-12-041-0/+3
* st/glsl_to_nir: enable NIR link time optsTimothy Arceri2017-12-042-7/+105
* radeonsi/nir: add support for packed inputsTimothy Arceri2017-12-041-21/+25
* st/glsl_to_nir: move some calls out of st_glsl_to_nir_post_opts()Timothy Arceri2017-12-041-30/+37
* st/glsl_to_nir: call some lowering passes earlierTimothy Arceri2017-12-041-8/+12
* st/glsl_to_nir: add basic NIR opt loop helperTimothy Arceri2017-12-041-0/+31
* st/glsl_to_nir: make st_glsl_to_nir() staticTimothy Arceri2017-12-042-55/+51
* st/glsl_to_nir: split the st_glsl_to_nir() function in twoTimothy Arceri2017-12-041-22/+34
* st/glsl_to_nir: create set_st_program() helperTimothy Arceri2017-12-041-34/+40
* st/glsl: move nir linking loop to new function st_link_nir()Timothy Arceri2017-12-043-17/+41
* nir: fix support for scalar arrays in nir_lower_io_types()Timothy Arceri2017-12-041-7/+3
* st/glsl_to_nir: add st_nir_assign_var_locations() helperTimothy Arceri2017-12-041-9/+34
* radv: enable nir component packingTimothy Arceri2017-12-041-0/+6
* nir: add varying component packing helpersTimothy Arceri2017-12-042-0/+332
* nir: add varying array splitting passTimothy Arceri2017-12-044-0/+386
* freedreno/ir3: relax barriersRob Clark2017-12-031-2/+2
* freedreno/ir3: all mem instructions have WAR hazzardRob Clark2017-12-031-1/+1
generated by cgit v1.2.3 (git 2.39.1) at 2024-12-27 03:08:05 +0000