summaryrefslogtreecommitdiffstats
Commit message (Collapse)AuthorAgeFilesLines
* docs: remove libraries.htmlAndreas Boll2012-09-202-66/+0
| | | | | | This page is very old and some of the links are dead. Reviewed-by: Brian Paul <[email protected]>
* docs: remove games.htmlAndreas Boll2012-09-202-73/+0
| | | | | | This page is very old and some of the links are dead. Reviewed-by: Brian Paul <[email protected]>
* docs/contents: add autoconf.html linkAndreas Boll2012-09-201-0/+4
| | | | | | make it easier to find the docs/autoconf.html site Reviewed-by: Brian Paul <[email protected]>
* docs: convert last traces of progs to mesa/demos repositoryAndreas Boll2012-09-202-6/+5
| | | | | | v2: fix typo Reviewed-by: Brian Paul <[email protected]>
* docs: add IRC infoAndreas Boll2012-09-201-1/+6
| | | | Reviewed-by: Brian Paul <[email protected]>
* docs/egl: improve markupAndreas Boll2012-09-201-36/+52
| | | | | | replace unordered list <ul> with defined list <dl> Reviewed-by: Brian Paul <[email protected]>
* docs/autoconf: improve markupAndreas Boll2012-09-201-41/+65
| | | | | | replace unordered list <ul> with defined list <dl> Reviewed-by: Brian Paul <[email protected]>
* docs/autoconf: remove obsolete demo optionsAndreas Boll2012-09-201-21/+0
| | | | | | | removed with commit 56c3cce2a199f7f79a48d7633431e1e80fcd4ba2 two years ago Reviewed-by: Brian Paul <[email protected]>
* docs: improve quality of gears.pngAndreas Boll2012-09-201-0/+0
| | | | Reviewed-by: Brian Paul <[email protected]>
* gallium: mention PIPE_TIMEOUT_INFINITE in the fence_finish() commentBrian Paul2012-09-201-1/+1
|
* llvmpipe: fix overflow bug in total texture size computationBrian Paul2012-09-201-2/+16
| | | | | | | | | | | | | | | | v2: use uint64_t for the total_size variable, per Jose. Also add two earlier checks for exceeding the max texture size. For example a 1K^3 RGBA volume would overflow the lpr->image_stride variable. Use simple algebra to avoid overflow in intermediate values. So instead of "x * y > z" use "x > z / y". This should work if we happen to be on a platform that doesn't have 64-bit types. Reviewed-by: Jose Fonseca <[email protected]>
* r600g/llvm: rs780/rs880 are r600 asicsAlex Deucher2012-09-201-2/+2
| | | | Signed-off-by: Alex Deucher <[email protected]>
* mesa: Allow glGetTexParameter of GL_TEXTURE_SRGB_DECODE_EXTIan Romanick2012-09-201-0/+12
| | | | | | | | | This was already (correctly) supported for glGetSamplerParameter paths. NOTE: This is a candidate for stable branches. Signed-off-by: Ian Romanick <[email protected]> Reviewed-by: Brian Paul <[email protected]>
* r300/compiler: Use precomputed q values in the register allocatorTom Stellard2012-09-191-1/+69
|
* r300g: Init regalloc state during context creationTom Stellard2012-09-198-155/+204
| | | | | | Initializing the regalloc state is expensive, and since it is always the same for every compile we only need to initialize it once per context. This should help improve shader compile times for the driver.
* r300/compiler: Don't create register classes for inputsTom Stellard2012-09-191-14/+1
|
* ra: Add q_values parameter to ra_set_finalize()Tom Stellard2012-09-195-5/+18
| | | | | | This allows the user to pass precomputed q values to the allocator. Reviewed-by: Kenneth Graunke <[email protected]>
* ra: Clarify usage of ra_set_node_reg()Tom Stellard2012-09-191-0/+2
| | | | Reviewed-by: Kenneth Graunke <[email protected]>
* r600g: Invalidate texture cache when creating vertex buffers for compute v2Tom Stellard2012-09-191-1/+3
| | | | | | | | | | | Compute shaders fetch data from vertex buffers via the texture cache, so we need to make sure the texture cache is flushed. v2: - Fix rebase mistake - Fix spelling in comment Reviewed-by: Marek Olšák <[email protected]>
* r600g: Use LOOP_START_DX10 for loopsTom Stellard2012-09-193-2/+11
| | | | | | | | | | LOOP_START_DX10 ignores the LOOP_CONFIG* registers, so it is not limited to 4096 iterations like the other LOOP_* instructions. Compute shaders need to use this instruction, and since we aren't optimizing loops with the LOOP_CONFIG* registers for pixel and vertex shaders, it seems like we should just use it for everything. Reviewed-by: Marek Olšák <[email protected]>
* r600g: Set the correct value of COLOR*_DIM for RATsTom Stellard2012-09-191-2/+2
| | | | | | | | | For buffers (which is what is being used for RATs), the COLOR*_DIM.WIDTH_MASK field needs to be set to the low 16-bits of the buffer size, and the COLOR*_DIM.HEIEGHT_MAX needs to be set to the high bits. Reviewed-by: Marek Olšák <[email protected]>
* r600g: Make sure to initialize DB_DEPTH_CONTROL register for computeTom Stellard2012-09-191-1/+3
| | | | | | The kernel CS checker will fail if this register is not initialized. Reviewed-by: Marek Olšák <[email protected]>
* r600g: Add some comments and debug printfs to compute codeTom Stellard2012-09-192-5/+53
| | | | Reviewed-by: Marek Olšák <[email protected]>
* r600g: Add missing break to case statementTom Stellard2012-09-191-0/+1
|
* radeon/llvm: Emit ISA for ALU instructions in the R600 code emitterMichal Sciubidlo2012-09-1910-167/+359
| | | | Signed-off-by: Tom Stellard <[email protected]>
* radeon/llvm: Only support 512 constant registers on R600Tom Stellard2012-09-191-1/+1
| | | | | This is necessary upcoming encoding changes, since we will only be using 9-bits for register encoding.
* docs: update faqAndreas Boll2012-09-191-5/+4
|
* docs: update sourcetreeAndreas Boll2012-09-191-2/+2
| | | | | | | | | | | | - add OpenCL state tracker Clover - add XvMC state tracker - remove progs directory got moved into its own repository mesa/demos - remove vf directory removed with abda64efce73c18d49c74
* docs: remove obsolete r300c tracesAndreas Boll2012-09-191-1/+0
|
* Revert "mesa: consolidate subtexture x/y/width/height error checking code"Brian Paul2012-09-191-73/+84
| | | | | | This reverts commit 5b807400a87d5efefc481017eb420b772933e1da. accidentally pushed.
* Revert "more comment"Brian Paul2012-09-191-2/+4
| | | | | | This reverts commit 5205db6a7ce623a7fca72e6dc6391bd12be3f6aa. accidentally pushed
* Revert "mesa: clean-up and fix glCompressedTexSubImage error checking"Brian Paul2012-09-191-81/+64
| | | | | | This reverts commit 0c67fe5d2dc6d8066fc23c39184d9614abf63992. accidentally pushed.
* docs: fix "Cppyright" typoBrian Paul2012-09-191-1/+1
|
* mesa: clean-up and fix glCompressedTexSubImage error checkingBrian Paul2012-09-191-64/+81
|
* more commentBrian Paul2012-09-191-4/+2
|
* mesa: consolidate subtexture x/y/width/height error checking codeBrian Paul2012-09-191-84/+73
| | | | | This is the code that checks if a subtexure region is aligned to the compressed format's block size.
* docs: remove obsolete target attributeAndreas Boll2012-09-1928-262/+237
|
* docs: news.html is the new index.htmlAndreas Boll2012-09-193-2/+2
|
* docs: remove obsolete frame layoutAndreas Boll2012-09-192-62/+0
|
* docs: add new iframe layoutAndreas Boll2012-09-1993-69/+800
|
* docs/news: linkify some active linksAndreas Boll2012-09-191-6/+6
|
* docs/news: deactivate dead linksAndreas Boll2012-09-191-6/+6
| | | | | I have left the links as <code> elements for the purpose of documentation.
* docs/news: drop redundant linkAndreas Boll2012-09-191-1/+1
|
* docs/news: update linkAndreas Boll2012-09-191-1/+1
|
* docs/news: remove link to a non-existent pageAndreas Boll2012-09-191-3/+0
|
* docs: fix some issues in relnotesAndreas Boll2012-09-192-5/+6
| | | | | | improve markup fix link to relnotes-9.0 add missing relnotes links
* docs/devinfo: fix typoAndreas Boll2012-09-191-1/+1
|
* winsys/radeon: fix relocs cachingVadim Girlin2012-09-192-8/+6
| | | | | | | | | | | Don't cache pointers to elements of reallocatable array. In some circumstances it caused false cache hits resulting in incorrect command stream and gpu lockup. Note: This is a candidate for the stable branches. Signed-off-by: Vadim Girlin <[email protected]> Reviewed-by: Marek Olšák <[email protected]>
* radeon/llvm: Add a fdiv pattern.Vincent Lejeune2012-09-181-3/+10
| | | | Reviewed-by: Tom Stellard <thomas.stellard at amd.com>
* radeon/llvm: reserve also corresponding 128bits regVincent Lejeune2012-09-181-0/+1
| | | | Reviewed-by: Tom Stellard <thomas.stellard at amd.com>