summaryrefslogtreecommitdiffstats
Commit message (Expand)AuthorAgeFilesLines
* anv: avoid warning when switching in VkStructureTypeCaio Marcelo de Oliveira Filho2018-07-181-1/+2
* glsl: remove unnecessary parenthesis from macroCaio Marcelo de Oliveira Filho2018-07-181-1/+1
* intel/compiler: fix -Wsign-compare warningCaio Marcelo de Oliveira Filho2018-07-181-1/+1
* intel/compiler: silence -Wclass-memaccess warningsCaio Marcelo de Oliveira Filho2018-07-182-5/+5
* spirv: initialize is_vertex_inputCaio Marcelo de Oliveira Filho2018-07-181-3/+1
* freedreno/a5xx: perfmance countersRob Clark2018-07-187-1/+982
* freedreno: batch query support (perfcounters)Rob Clark2018-07-187-3/+153
* freedreno: batch query prep-workRob Clark2018-07-182-8/+28
* freedreno: rework accumulated query result vfuncRob Clark2018-07-183-9/+9
* freedreno/ir3: output ir3 and nir asm for frameretraceRob Clark2018-07-184-0/+69
* freedreno/ir3: redirectable ir3 disasm outputRob Clark2018-07-183-50/+48
* freedreno/ir3: resync ir3 disassemblerRob Clark2018-07-184-191/+209
* freedreno: register usage queriesRob Clark2018-07-188-22/+91
* nir: add lowering for gl_HelperInvocationRob Clark2018-07-185-0/+36
* mesa: don't double incr/decr ActiveCountersRob Clark2018-07-181-4/+8
* mesa: fix error msg typoRob Clark2018-07-181-1/+1
* nir: fixup intrinsic commentRob Clark2018-07-181-1/+1
* mesa: handle a bunch of formats in IMPLEMENTATION_COLOR_READ_*Tomeu Vizoso2018-07-181-32/+43
* radv: add support for VK_EXT_conditional_renderingSamuel Pitoiset2018-07-188-1/+111
* radv: add support for non-inverted conditional renderingSamuel Pitoiset2018-07-183-5/+17
* radv: set the predicate for indirect/indexed draw commandsSamuel Pitoiset2018-07-181-3/+4
* radv: set the predicate for dispatch commandsSamuel Pitoiset2018-07-181-3/+4
* i965: batchbuffer: write correct canonical offset with softpinLionel Landwerlin2018-07-181-1/+2
* radv: remove unused variable in radv_CreateRenderPass2KHR()Samuel Pitoiset2018-07-181-1/+0
* radv: optimize radv_stage_flush() for pre fragment shader stagesSamuel Pitoiset2018-07-181-5/+5
* anv: fix assert in anv_CmdBindDescriptorSets()Samuel Iglesias Gonsálvez2018-07-181-1/+1
* clover: Report error when pipe driver fails to create compute stateJan Vesely2018-07-171-0/+4
* clover: Catch errors from executing event actionJan Vesely2018-07-171-1/+3
* nir: add a couple of ior opts to nir_opt_algebraicTimothy Arceri2018-07-181-0/+3
* nir: allow opt_peephole_select to handle nir_instr_type_derefTimothy Arceri2018-07-181-0/+1
* r600: fix warnings when unref'ing pool->boMarek Olšák2018-07-171-3/+3
* r600g: some -Wsign-compare fixesKonstantin Kharlamov2018-07-176-14/+13
* st/glx: constify some variablesKonstantin Kharlamov2018-07-171-1/+1
* st/nine: constify some variablesKonstantin Kharlamov2018-07-172-6/+6
* r600g: constify some variablesKonstantin Kharlamov2018-07-175-10/+10
* r600g: do not use "fast-clear" for small textures (v3)Konstantin Kharlamov2018-07-171-0/+10
* freedreno: re-work fd_batch_reference() lockingRob Clark2018-07-172-23/+26
* freedreno: make fd_batch a one-shot thingRob Clark2018-07-172-11/+36
* freedreno: flush immediately when reading a pending batchRob Clark2018-07-172-30/+32
* freedreno: get rid of noop renderRob Clark2018-07-174-21/+6
* freedreno: fix samples=0 vs samples=1 confusionRob Clark2018-07-171-1/+1
* freedreno: comment for _invalidate_batch()Rob Clark2018-07-171-3/+13
* freedreno: hold batch references when flushingRob Clark2018-07-171-32/+38
* nir/spirv: print id for unsupported alu opcodeKarol Herbst2018-07-171-1/+1
* nir: prepare for bumping up max components to 16Karol Herbst2018-07-1713-53/+57
* radv/winsys: use alloca() for semaphore dependenciesSamuel Pitoiset2018-07-171-6/+2
* radv: reduce number of CB/DB meta flushes for VK_ACCESS_TRANSFER_WRITE_BITSamuel Pitoiset2018-07-171-6/+14
* radv: fix implementation of VK_KHR_create_renderpass2 for multiviewsSamuel Pitoiset2018-07-171-12/+1
* virgl: respect max_vertex_attrib_stride capErik Faye-Lund2018-07-173-2/+5
* virgl: Fix flush in virgl_encoder_inline_write.Lepton Wu2018-07-171-1/+1