Commit message (Collapse) | Author | Age | Files | Lines | |
---|---|---|---|---|---|
* | anv: modify the internal concept of format to express multiple planes | Lionel Landwerlin | 2017-10-06 | 4 | -256/+331 |
| | | | | | | | | | | | | | | | A given Vulkan format can now be decomposed into a set of planes. We now use 'struct anv_format_plane' to represent the format of those planes. v2: by Jason Rename anv_get_plane_format() to anv_get_format_plane() Don't rename anv_get_isl_format() Replace ds_fmt() by fmt2() Introduce fmt_unsupported() Signed-off-by: Lionel Landwerlin <[email protected]> Reviewed-by: Jason Ekstrand <[email protected]> | ||||
* | anv: prepare formats to handle disjoints sets | Lionel Landwerlin | 2017-10-06 | 1 | -10/+27 |
| | | | | | | | | | | | Newer format enums start at offset 1000000000, making it impossible to have them all in one table. This change splits the formats into sets that we then access through indirection. v2: rename format_extract to vk_to_anv_format (Chad/Jason) Signed-off-by: Lionel Landwerlin <[email protected]> Reviewed-by: Jason Ekstrand <[email protected]> | ||||
* | isl: fill out layout descriptions for yuv formats | Lionel Landwerlin | 2017-10-06 | 1 | -4/+4 |
| | | | | | | | Some description was missing. Signed-off-by: Lionel Landwerlin <[email protected]> Reviewed-by: Jason Ekstrand <[email protected]> | ||||
* | isl: check whether a format is rgb if colorspace is yuv | Lionel Landwerlin | 2017-10-06 | 1 | -0/+2 |
| | | | | | | | Suggested by Chad. Signed-off-by: Lionel Landwerlin <[email protected]> Reviewed-by: Jason Ekstrand <[email protected]> | ||||
* | isl: make format layout channels accessible by index | Lionel Landwerlin | 2017-10-06 | 1 | -9/+12 |
| | | | | | | Signed-off-by: Lionel Landwerlin <[email protected]> Reviewed-by: Chad Versace <[email protected]> Reviewed-by: Jason Ekstrand <[email protected]> | ||||
* | vulkan: util: add macros to extract extension/offset number from enums | Lionel Landwerlin | 2017-10-06 | 1 | -0/+6 |
| | | | | | | | | | v2: Simplify offset enum computation (Jason) v3: capitalize macros (Chad) Signed-off-by: Lionel Landwerlin <[email protected]> Reviewed-by: Jason Ekstrand <[email protected]> | ||||
* | radv: convert all COMPUTE operations to the RADV_META_SAVE_XXX flags | Samuel Pitoiset | 2017-10-06 | 7 | -107/+62 |
| | | | | | Signed-off-by: Samuel Pitoiset <[email protected]> Reviewed-by: Bas Nieuwenhuizen <[email protected]> | ||||
* | radv: add RADV_META_SAVE_COMPUTE_PIPELINE flag | Samuel Pitoiset | 2017-10-06 | 2 | -2/+23 |
| | | | | | | | This will allow use to merge the compute save/restore helpers. Signed-off-by: Samuel Pitoiset <[email protected]> Reviewed-by: Bas Nieuwenhuizen <[email protected]> | ||||
* | radv: add radv_meta_save() helper | Samuel Pitoiset | 2017-10-06 | 9 | -73/+58 |
| | | | | | | | | And merge radv_meta_save_novertex() with radv_meta_save_graphics_reset_vport_scissor_novertex(). Signed-off-by: Samuel Pitoiset <[email protected]> Reviewed-by: Bas Nieuwenhuizen <[email protected]> | ||||
* | radv: merge radv_meta_{save,restore}_pass() with RADV_META_SAVE_PASS | Samuel Pitoiset | 2017-10-06 | 4 | -39/+22 |
| | | | | | Signed-off-by: Samuel Pitoiset <[email protected]> Reviewed-by: Bas Nieuwenhuizen <[email protected]> | ||||
* | radv: convert all GFX operations to the RADV_META_SAVE_XXX flags | Samuel Pitoiset | 2017-10-06 | 7 | -13/+46 |
| | | | | | Signed-off-by: Samuel Pitoiset <[email protected]> Reviewed-by: Bas Nieuwenhuizen <[email protected]> | ||||
* | radv: introduce the concept of meta save flags | Samuel Pitoiset | 2017-10-06 | 9 | -52/+85 |
| | | | | | | | | | | | This will allow us to save/restore the different states on-demand based on the meta operation. For now, this saves/restores all states. Compute will follow once the graphics part is done. The main idea is to merge all save/restore helpers. Signed-off-by: Samuel Pitoiset <[email protected]> Reviewed-by: Bas Nieuwenhuizen <[email protected]> | ||||
* | radv: remove unused RADV_META_VERTEX_BINDING_COUNT | Samuel Pitoiset | 2017-10-06 | 1 | -2/+0 |
| | | | | | Signed-off-by: Samuel Pitoiset <[email protected]> Reviewed-by: Bas Nieuwenhuizen <[email protected]> | ||||
* | radv: select the pipeline outside of the loop when decompressing htile | Samuel Pitoiset | 2017-10-06 | 1 | -12/+12 |
| | | | | | Signed-off-by: Samuel Pitoiset <[email protected]> Reviewed-by: Bas Nieuwenhuizen <[email protected]> | ||||
* | radv: add radv_htile_enabled() helper | Samuel Pitoiset | 2017-10-06 | 2 | -3/+8 |
| | | | | | Signed-off-by: Samuel Pitoiset <[email protected]> Reviewed-by: Bas Nieuwenhuizen <[email protected]> | ||||
* | i965: pass wanted format to intel_miptree_create_for_dri_image | Tapani Pälli | 2017-10-06 | 5 | -40/+7 |
| | | | | | | | | | | | | | | | | | Change b3a44ae7a4 caused regressions on Android where DRI and renderbuffer can disagree on the format being used. This patch removes the colorspace parameter and instead we pass renderbuffer format. For non-winsys images we still do srgb/linear modification in same manner as change b3a44ae7a4 wanted but take format from renderbuffer instead of DRI image. This patch fixes regressions seen with following test sets: dEQP-EGL.functional.color_clears* dEQP-EGL.functional.render* Signed-off-by: Tapani Pälli <[email protected]> Bugzilla: https://bugs.freedesktop.org/show_bug.cgi?id=102999 Reviewed-by: Jason Ekstrand <[email protected]> | ||||
* | radeonsi: add a drirc workaround for HTILE corruption in ARK: Survival Evolved | Marek Olšák | 2017-10-06 | 6 | -0/+32 |
| | | | | | | | | v2: use DB_META | PS_PARTIAL_FLUSH Bugzilla: https://bugs.freedesktop.org/show_bug.cgi?id=102955 Reviewed-by: Samuel Pitoiset <[email protected]> (v1) Reviewed-by: Nicolai Hähnle <[email protected]> (v1) | ||||
* | radeonsi: inline struct si_sampler_views | Marek Olšák | 2017-10-06 | 5 | -42/+37 |
| | | | | | Reviewed-by: Samuel Pitoiset <[email protected]> Reviewed-by: Nicolai Hähnle <[email protected]> | ||||
* | radeonsi: rename si_textures_info -> si_samplers, si_images_info -> si_images | Marek Olšák | 2017-10-06 | 3 | -20/+20 |
| | | | | | Reviewed-by: Samuel Pitoiset <[email protected]> Reviewed-by: Nicolai Hähnle <[email protected]> | ||||
* | radeonsi: fold needs_*_decompress_mask update into si_set_sampler_view | Marek Olšák | 2017-10-06 | 1 | -54/+46 |
| | | | | | Reviewed-by: Samuel Pitoiset <[email protected]> Reviewed-by: Nicolai Hähnle <[email protected]> | ||||
* | radeonsi: simplify a loop in si_update_fb_dirtiness_after_rendering | Marek Olšák | 2017-10-06 | 1 | -15/+11 |
| | | | | | Reviewed-by: Samuel Pitoiset <[email protected]> Reviewed-by: Nicolai Hähnle <[email protected]> | ||||
* | ac: properly document a buffer.store LLVM workaround | Marek Olšák | 2017-10-06 | 2 | -6/+9 |
| | | | | Reviewed-by: Nicolai Hähnle <[email protected]> | ||||
* | radeonsi: use f32_0 and f32_1 | Marek Olšák | 2017-10-06 | 4 | -26/+26 |
| | | | | Reviewed-by: Nicolai Hähnle <[email protected]> | ||||
* | radeonsi: fold *gallivm | Marek Olšák | 2017-10-06 | 2 | -52/+31 |
| | | | | Reviewed-by: Nicolai Hähnle <[email protected]> | ||||
* | radeonsi: lp_type::length is always 1 | Marek Olšák | 2017-10-06 | 1 | -2/+2 |
| | | | | Reviewed-by: Nicolai Hähnle <[email protected]> | ||||
* | radeonsi: don't use bld.elem_type | Marek Olšák | 2017-10-06 | 1 | -4/+4 |
| | | | | Reviewed-by: Nicolai Hähnle <[email protected]> | ||||
* | radeonsi: don't use lp_build_const_* | Marek Olšák | 2017-10-06 | 2 | -9/+5 |
| | | | | Reviewed-by: Nicolai Hähnle <[email protected]> | ||||
* | radeonsi: use ctx->ac.context and ctx->types | Marek Olšák | 2017-10-06 | 4 | -46/+34 |
| | | | | Reviewed-by: Nicolai Hähnle <[email protected]> | ||||
* | radeonsi: use ctx->ac.builder | Marek Olšák | 2017-10-06 | 4 | -422/+342 |
| | | | | Reviewed-by: Nicolai Hähnle <[email protected]> | ||||
* | radeonsi: use ctx->i/f32 types more | Marek Olšák | 2017-10-06 | 1 | -6/+6 |
| | | | | Reviewed-by: Nicolai Hähnle <[email protected]> | ||||
* | radeonsi: use i32_0 and i32_1 more | Marek Olšák | 2017-10-06 | 2 | -11/+13 |
| | | | | Reviewed-by: Nicolai Hähnle <[email protected]> | ||||
* | radeonsi: use bitcast in a few places | Marek Olšák | 2017-10-06 | 1 | -5/+2 |
| | | | | Reviewed-by: Nicolai Hähnle <[email protected]> | ||||
* | radeonsi: use ac helpers for bitcasts | Marek Olšák | 2017-10-06 | 4 | -128/+87 |
| | | | | Reviewed-by: Nicolai Hähnle <nicolai.haehnle at amd.com> | ||||
* | glsl_to_tgsi: skip UARL for 1D registers if the driver doesn't need it | Marek Olšák | 2017-10-06 | 2 | -9/+44 |
| | | | | Reviewed-by: Nicolai Hähnle <[email protected]> | ||||
* | glsl_to_tgsi: handle reladdr as TEMP in rename_temp_registers and dead_code | Marek Olšák | 2017-10-06 | 1 | -16/+44 |
| | | | | Reviewed-by: Nicolai Hähnle <[email protected]> | ||||
* | glsl_to_tgsi: each reladdr object should have only one parent | Marek Olšák | 2017-10-06 | 2 | -5/+65 |
| | | | | | | required by rename_temp_registers. Reviewed-by: Nicolai Hähnle <[email protected]> | ||||
* | glsl_to_tgsi: fix instruction order for bindless textures | Marek Olšák | 2017-10-06 | 1 | -4/+14 |
| | | | | | | | | | We emitted instructions loading the bindless handle after the memory instruction. Cc: 17.2 <[email protected]> Reviewed-by: Samuel Pitoiset <[email protected]> Reviewed-by: Nicolai Hähnle <[email protected]> | ||||
* | glsl_to_tgsi: enable copy propagation for tessellation shaders | Marek Olšák | 2017-10-06 | 1 | -4/+3 |
| | | | | | | just don't propagate output reads Reviewed-by: Nicolai Hähnle <[email protected]> | ||||
* | radeonsi: implement PIPE_CAP_TGSI_ANY_REG_AS_ADDRESS | Marek Olšák | 2017-10-06 | 2 | -5/+20 |
| | | | | Reviewed-by: Nicolai Hähnle <[email protected]> | ||||
* | radeonsi: use si_get_indirect_index for TEMP indexing | Marek Olšák | 2017-10-06 | 1 | -18/+4 |
| | | | | Reviewed-by: Nicolai Hähnle <[email protected]> | ||||
* | radeonsi: use si_get_indirect_index for CONST indexing | Marek Olšák | 2017-10-06 | 3 | -14/+14 |
| | | | | Reviewed-by: Nicolai Hähnle <[email protected]> | ||||
* | tgsi/ureg: allow any register file in address operands | Marek Olšák | 2017-10-06 | 1 | -6/+0 |
| | | | | | Reviewed-by: Brian Paul <[email protected]> Reviewed-by: Nicolai Hähnle <[email protected]> | ||||
* | gallium: add PIPE_CAP_TGSI_ANY_REG_AS_ADDRESS | Marek Olšák | 2017-10-06 | 17 | -0/+18 |
| | | | | | Reviewed-by: Brian Paul <[email protected]> Reviewed-by: Nicolai Hähnle <[email protected]> | ||||
* | tgsi/scan: scan address operands (v2) | Marek Olšák | 2017-10-06 | 1 | -1/+42 |
| | | | | | | v2: set swizzled usage mask Reviewed-by: Nicolai Hähnle <[email protected]> | ||||
* | tgsi/scan: set correct usage mask for tex offsets in scan_src_operand | Marek Olšák | 2017-10-06 | 1 | -4/+4 |
| | | | | Reviewed-by: Nicolai Hähnle <[email protected]> | ||||
* | tgsi/scan: take advantage of already swizzled usage mask in scan_src_operand | Marek Olšák | 2017-10-06 | 1 | -30/+17 |
| | | | | | | It has always been a usage mask *after* swizzling. Reviewed-by: Nicolai Hähnle <[email protected]> | ||||
* | tgsi/scan: set non-valid src_index for tex offsets in scan_src_operand | Marek Olšák | 2017-10-06 | 1 | -1/+1 |
| | | | | | | tex offsets are not "Src" operands. Reviewed-by: Nicolai Hähnle <[email protected]> | ||||
* | tgsi: implement tgsi_util_get_inst_usage_mask properly | Marek Olšák | 2017-10-06 | 3 | -124/+206 |
| | | | | | | All opcodes are handled. Reviewed-by: Nicolai Hähnle <[email protected]> | ||||
* | tgsi: add docs for some existing pack opcodes | Marek Olšák | 2017-10-06 | 1 | -3/+21 |
| | | | | Reviewed-by: Nicolai Hähnle <[email protected]> | ||||
* | radv: Enable VK_KHR_maintenance2 extension. | Bas Nieuwenhuizen | 2017-10-06 | 2 | -0/+5 |
| | | | | Reviewed-by: Dave Airlie <[email protected]> |