summaryrefslogtreecommitdiffstats
Commit message (Expand)AuthorAgeFilesLines
...
* winsys/amdgpu: allow non page-aligned size bo creation from pointerMichal Navratil2018-02-061-4/+7
* meson: ensure xmlpool/options.h is generated for libgalliumJon Turney2018-02-061-1/+1
* vbo: provide 64bits support to print_draw_arraysAndres Gomez2018-02-061-2/+19
* vbo: take into account the size when printing VAO elementsAndres Gomez2018-02-061-1/+1
* vbo: print first element of the VAO when the binding stride is 0Andres Gomez2018-02-061-3/+4
* anv/device: initialize the list of enabled extensions properlyIago Toral Quiroga2018-02-061-1/+1
* spirv: split constant initializers on in/out structsIago Toral Quiroga2018-02-061-0/+8
* i965/nir: do int64 lowering before optimizationIago Toral Quiroga2018-02-061-4/+12
* mesa: add OES_EGL_image_external_essl3 supportIlia Mirkin2018-02-066-2/+24
* r600/fp64: Fix build.Vinson Lee2018-02-051-1/+1
* r600/fp64: fix integer->double conversionDave Airlie2018-02-061-28/+93
* ac/nir: remove emission of nir_op_fdivSamuel Pitoiset2018-02-051-5/+0
* travis: add macOS meson buildJon Turney2018-02-051-0/+5
* meson: osx ld doesn't support --build-idJon Turney2018-02-052-1/+5
* meson: build src/glx/appleJon Turney2018-02-052-0/+65
* meson: set apple glx definesDylan Baker2018-02-051-0/+2
* meson: better defaults for osx, windows and cygwinJon Turney2018-02-051-6/+15
* i965: Move mistakenly placed lineMatt Turner2018-02-051-1/+1
* glsl/linker: check same name is not used in block and outsideJuan A. Suarez Romero2018-02-051-23/+30
* mesa: enable ASTC format for CompressedTexSubImage3DJuan A. Suarez Romero2018-02-051-8/+33
* util/build-id: Fix address comparison for binaries with LOAD vaddr > 0Stephan Gerhold2018-02-051-1/+12
* radeonsi: enable vcn encode for HEVC mainBoyuan Zhang2018-02-051-1/+3
* st/va: implement HEVC encode functionsBoyuan Zhang2018-02-051-6/+144
* st/va: add HEVC encode functionsBoyuan Zhang2018-02-055-4/+111
* st/va: enable dual instances encode only for H264Boyuan Zhang2018-02-052-11/+15
* st/va: add entrypoint check for HEVCBoyuan Zhang2018-02-051-10/+12
* st/va: add HEVC picture descBoyuan Zhang2018-02-052-4/+23
* st/va: move H264 enc functions into separate fileBoyuan Zhang2018-02-055-139/+260
* radeon/vcn: add header implementations for HEVCBoyuan Zhang2018-02-051-1/+347
* radeon/vcn: add ib implementations for HEVCBoyuan Zhang2018-02-051-45/+222
* radeon/vcn: support picture parameters for HEVCBoyuan Zhang2018-02-053-21/+64
* radeon/vcn: add vcn encode interface for HEVCBoyuan Zhang2018-02-051-2/+79
* vl: add parameters for HEVC encodeBoyuan Zhang2018-02-051-0/+99
* broadcom/vc5: Ignore samplers for finding uniform offsets.Eric Anholt2018-02-051-1/+12
* broadcom/vc5: Fix non-mipfiltered sampling.Eric Anholt2018-02-051-1/+6
* broadcom/vc5: Fix "hardwrae" typo in a field name in XML.Eric Anholt2018-02-052-2/+2
* ac/nir: fix a crash in load_gs_input() on pre-GFX9 chipsSamuel Pitoiset2018-02-051-0/+3
* broadcom/vc5: Try to merge more than 2 QPU instructions together.Eric Anholt2018-02-051-5/+13
* broadcom/vc5: Remove no-op MOVs after register allocation.Eric Anholt2018-02-051-1/+60
* broadcom/vc5: Add missing shader-db instruction counting.Eric Anholt2018-02-051-0/+7
* r600: fix resq for buffer images.Dave Airlie2018-02-051-1/+4
* r600/eg: fix cube map array buffer images.Dave Airlie2018-02-051-1/+1
* mesa: change ctx->Color.ColorMask into a 32-bit bitmaskMarek Olšák2018-02-0433-232/+174
* i965: Create new program cache bo when clearing the program cacheJordan Justen2018-02-031-0/+1
* aubinator: Multiply count by 4 to compute buffer sizesJason Ekstrand2018-02-021-1/+1
* broadcom/vc5: Enable UIF XOR on textures.Eric Anholt2018-02-023-7/+40
* broadcom/vc5: Fix alignment of miplevel 1 with UIF.Eric Anholt2018-02-023-15/+31
* broadcom/vc5: Switch our RGBA4 support to the new gallium format.Eric Anholt2018-02-021-2/+1
* gallium: Add a new A4B4G4R4 pipe format for Broadcom.Eric Anholt2018-02-024-1/+10
* mesa: Drop incorrect A4B4G4R4 _mesa_format_matches_format_and_type() cases.Eric Anholt2018-02-021-6/+0