index
:
mesa.git
gallium_va_encpackedheader01
master
Unnamed repository; edit this file 'description' to name the repository.
summary
refs
log
tree
commit
diff
stats
log msg
author
committer
range
Commit message (
Expand
)
Author
Age
Files
Lines
*
freedreno/a3xx/compiler: 1D textures
Rob Clark
2014-05-18
1
-4
/
+25
*
freedreno: fix caps
Rob Clark
2014-05-18
1
-2
/
+2
*
freedreno: fix index buffer offset
Rob Clark
2014-05-18
1
-1
/
+1
*
freedreno/a3xx: add sRBG texture support
Rob Clark
2014-05-16
2
-0
/
+15
*
freedreno: update generated headers
Rob Clark
2014-05-16
4
-20
/
+21
*
gallivm: (trivial) fix compilation with llvm 3.1, 3.2
Roland Scheidegger
2014-05-17
1
-0
/
+4
*
gallivm: print out how long it takes to optimize shader IR.
Roland Scheidegger
2014-05-16
3
-1
/
+31
*
gallivm: give more verbose names to modules
Roland Scheidegger
2014-05-16
10
-26
/
+38
*
mesa: fix double-freeing of dispatch tables inside glBegin/End.
Brian Paul
2014-05-16
1
-2
/
+2
*
i965: Use binary literals counter select.
Matt Turner
2014-05-15
1
-2
/
+2
*
glsl_to_tgsi: Make sure the 'shader' member is always initialized
Michel Dänzer
2014-05-16
1
-0
/
+3
*
gallivm: remove optimization workaround when not having sse 4.1
Roland Scheidegger
2014-05-16
1
-8
/
+1
*
gallivm: remove workaround for reversing optimization pass order.
Roland Scheidegger
2014-05-16
1
-13
/
+2
*
i965/gen8: Make disassembly function match brw's signature.
Matt Turner
2014-05-15
4
-9
/
+12
*
i965: Pass brw_context and assembly separately to brw_dump_compile.
Matt Turner
2014-05-15
6
-14
/
+12
*
i965: Pull brw_compact_instructions() out of brw_get_program().
Matt Turner
2014-05-15
7
-9
/
+10
*
i965/disasm: Align send instruction meta-information with dst.
Matt Turner
2014-05-15
1
-0
/
+1
*
i965/disasm: Disassemble the compaction control bit.
Matt Turner
2014-05-15
9
-10
/
+18
*
i965/cfg: Embed exec_node in bblock_link.
Matt Turner
2014-05-15
5
-23
/
+25
*
i965/cfg: Make brw_cfg.h closer to C-includable.
Matt Turner
2014-05-15
1
-13
/
+23
*
i965/cfg: Protect brw_cfg.h from multiple inclusion.
Matt Turner
2014-05-15
1
-0
/
+6
*
glsl: Add C-callable fprint_ir function.
Matt Turner
2014-05-15
2
-0
/
+10
*
i965/fb: Use meta path for stencil up/downsampling
Topi Pohjolainen
2014-05-15
1
-1
/
+8
*
i965/meta: Stencil blit for miptree updownsampling
Topi Pohjolainen
2014-05-15
2
-0
/
+38
*
i965/fb: Use meta path for stencil blits
Topi Pohjolainen
2014-05-15
1
-0
/
+9
*
i965/meta: Stencil blits
Topi Pohjolainen
2014-05-15
3
-0
/
+497
*
i965: Extend brw_get_rb_for_first_slice() for specified level/layer
Topi Pohjolainen
2014-05-15
2
-7
/
+29
*
i965/gen8: Surface state overriding for stencil
Topi Pohjolainen
2014-05-15
1
-13
/
+21
*
i965/wm: Surface state overrides for configuring w-tiled as y-tiled
Topi Pohjolainen
2014-05-15
2
-0
/
+30
*
i965 meta up/downsample: Fix renderbuffer _BaseFormat
Jordan Justen
2014-05-15
1
-1
/
+2
*
i965: Delete current_insn() function.
Matt Turner
2014-05-15
2
-7
/
+2
*
i965: Remove blorp unit tests.
Matt Turner
2014-05-15
3
-1099
/
+1
*
egl-static: include libradeonwinsys.la only once
Emil Velikov
2014-05-15
1
-8
/
+5
*
gallium/radeon: link in libradeon.la at target level
Emil Velikov
2014-05-15
13
-20
/
+24
*
gallium/radeon: build only a single common library libradeon
Emil Velikov
2014-05-15
3
-12
/
+5
*
freedreno/a3xx: fix write to bogus register
Rob Clark
2014-05-14
1
-2
/
+2
*
freedreno/a3xx: account for special inputs/outputs
Rob Clark
2014-05-14
1
-2
/
+2
*
freedreno/a3xx: fix MAX_INPUTS shader cap
Rob Clark
2014-05-14
3
-1
/
+9
*
freedreno/a3xx: add debug flag to expose glsl130
Rob Clark
2014-05-14
2
-3
/
+8
*
freedreno/a3xx/compiler: add KILL_IF
Ryan Houdek
2014-05-14
1
-1
/
+35
*
freedreno/a3xx/compiler: start adding integer support
Ryan Houdek
2014-05-14
1
-0
/
+169
*
draw: better llvm names for shaders for debugging.
Roland Scheidegger
2014-05-15
1
-6
/
+12
*
llvmpipe: improve setup shader names (for debugging)
Roland Scheidegger
2014-05-15
1
-38
/
+40
*
llvmpipe: kill off llvmpipe_variant_count
Roland Scheidegger
2014-05-15
4
-20
/
+4
*
mesa/st: fix number of ubos being declared in a shader
Roland Scheidegger
2014-05-15
1
-3
/
+5
*
nvc0: enable support for maxwell boards
Ben Skeggs
2014-05-15
6
-19
/
+49
*
nvc0: add maxwell (sm50) compiler backend
Ben Skeggs
2014-05-15
16
-5
/
+3588
*
nvc0: maxwell isa has no per-instruction join modifier
Ben Skeggs
2014-05-15
4
-19
/
+23
*
nvc0: replace immd 0 with $rLASTGPR for emit/restart opcodes
Ben Skeggs
2014-05-15
1
-0
/
+1
*
nvc0: move nvc0 lowering pass class definitions into header
Ben Skeggs
2014-05-15
3
-106
/
+136
[next]