summaryrefslogtreecommitdiffstats
Commit message (Expand)AuthorAgeFilesLines
...
* glsl/ir: Add builtin constant function support for doublesDave Airlie2015-02-191-32/+215
* glsl/ir: Add cloning support for doublesDave Airlie2015-02-191-0/+1
* glsl/ir: Add printing support for doublesDave Airlie2015-02-191-0/+11
* glsl/ir: Add builtin function support for doublesDave Airlie2015-02-194-10/+206
* glsl: fix uniform linking logic in the presence of structsIlia Mirkin2015-02-193-31/+57
* glsl: teach std140_base_alignment about samplersIlia Mirkin2015-02-191-0/+9
* glsl: Uniform linking support for doublesDave Airlie2015-02-191-1/+6
* glsl: Add double builtin type generationDave Airlie2015-02-195-23/+151
* glsl: add ARB_gpu_shader_fp64 to the glsl extensions. (v2)Dave Airlie2015-02-194-0/+7
* mesa: add double uniform support. (v5)Dave Airlie2015-02-194-32/+228
* glsl: Add double builtin typeDave Airlie2015-02-191-0/+9
* mesa: add ARB_gpu_shader_fp64 extension info (v2)Dave Airlie2015-02-192-0/+2
* glapi: add ARB_gpu_shader_fp64 (v2)Dave Airlie2015-02-197-37/+465
* freedreno: add missing PIPE_CAP_RESOURCE_FROM_USER_MEMORY to switchIlia Mirkin2015-02-191-0/+1
* freedreno/a3xx: add ARB_instanced_arrays supportIlia Mirkin2015-02-193-2/+4
* freedreno/a3xx: add support for vertexid and instanceid sysvalsIlia Mirkin2015-02-195-16/+120
* freedreno: pass number of instances to drawIlia Mirkin2015-02-198-18/+22
* freedreno/a3xx: add ETC2 decoding supportIlia Mirkin2015-02-192-4/+17
* st/mesa: pass etc2 textures to driver if supportedIlia Mirkin2015-02-194-11/+40
* llvmpipe,softpipe: only support ETC1, not the upcoming ETC2Ilia Mirkin2015-02-182-0/+8
* gallium: add ETC2 format supportIlia Mirkin2015-02-187-114/+104
* freedreno/a3xx: add hardware ETC1 supportIlia Mirkin2015-02-182-0/+4
* gallium/dri: Shut up a compiler warning.Eric Anholt2015-02-181-1/+1
* nir: Recognize and reduce duplicated fsats.Eric Anholt2015-02-181-0/+2
* nir: Add a flag for lowering fsat.Eric Anholt2015-02-182-1/+3
* nir: Add a flag for lowering ffma.Eric Anholt2015-02-182-1/+3
* nir: Add a flag for lowering fneg/ineg.Eric Anholt2015-02-182-0/+12
* nir: Add a flag for lowering fsqrt(x) to frcp(frsqrt(x)).Eric Anholt2015-02-182-1/+3
* nir: Add lowering of POW instructions if the lower flag is set.Eric Anholt2015-02-181-0/+1
* nir: Conditionalize the POW reconstruction on shader compiler options.Eric Anholt2015-02-183-2/+6
* nir: Add an optional expression controlling nir_algebraic xforms.Eric Anholt2015-02-181-7/+32
* nir: Add a nir_shader_compiler_options struct pointed to by the shaders.Eric Anholt2015-02-184-4/+40
* i965/simd8vs: Fix SIMD8 atomics (read-only)Jordan Justen2015-02-181-8/+16
* ilo: fix PCB alloc asserts on Gen7.5 GT3Chia-I Wu2015-02-181-1/+5
* ilo: fix compiler warningsChia-I Wu2015-02-183-8/+12
* i915: For the love of all that is holy, stop saying "IGD"Adam Jackson2015-02-182-9/+9
* auxiliary/vl: honour the DRI2PROTO_CFLAGSEmil Velikov2015-02-181-0/+1
* auxiliary/vl: Build vl_winsys_dri.c only when needed.Emil Velikov2015-02-182-1/+13
* automake: Use AM_DISTCHECK_CONFIGURE_FLAGSEmil Velikov2015-02-181-1/+1
* glx: do not leak the dri2 extension informationEmil Velikov2015-02-181-1/+2
* Revert "radeon/llvm: enable unsafe math for graphics shaders"Michel Dänzer2015-02-181-4/+0
* st/mesa: add ARB_pipeline_statistics_query supportIlia Mirkin2015-02-183-5/+56
* i965: implement ARB_pipeline_statistics_queryBen Widawsky2015-02-174-0/+107
* mesa: Add support for the ARB_pipeline_statistics_query extensionBen Widawsky2015-02-177-0/+136
* mesa: Add _mesa_has_compute_shadersJordan Justen2015-02-171-0/+11
* mesa: Add ARB_tessellation_shader to extension table.Fabian Bieler2015-02-172-0/+2
* i965: Prefer Meta over the BLT for BlitFramebuffer.Kenneth Graunke2015-02-171-7/+7
* i965/fs: Add algebraic optimizations for MAD.Matt Turner2015-02-171-0/+43
* i965/fs: Emit MAD instructions when possible.Matt Turner2015-02-172-8/+8
* i965/fs: Allow immediates in MAD and LRP instructions.Matt Turner2015-02-172-3/+33
generated by cgit v1.2.3 (git 2.39.1) at 2024-12-29 18:08:48 +0000