summaryrefslogtreecommitdiffstats
Commit message (Expand)AuthorAgeFilesLines
* r600g: don't mark unused atom dirtyGrazvydas Ignotas2015-08-111-1/+3
* r600g: use a helper to add an initialized atomGrazvydas Ignotas2015-08-114-8/+16
* gallium/radeon: use helper functions to mark atoms dirtyGrazvydas Ignotas2015-08-1119-145/+182
* docs: Mark ARB_shader_image_load_store as done on i965.Francisco Jerez2015-08-112-1/+2
* i965: Expose ARB_shader_image_load_store.Francisco Jerez2015-08-111-0/+1
* i965/fs: Clamp image array indices to the array bounds on IVB.Francisco Jerez2015-08-111-4/+21
* i965/fs: Translate image load, store and atomic NIR intrinsics.Francisco Jerez2015-08-111-0/+106
* i965/fs: Handle image uniforms in NIR programs.Francisco Jerez2015-08-112-8/+44
* i965: Implement logic to set up and upload an image uniform.Francisco Jerez2015-08-112-0/+32
* i965: Teach type_size() about the size of an image uniform.Francisco Jerez2015-08-112-0/+2
* i965/fs: Implement image load, store and atomic.Francisco Jerez2015-08-112-0/+264
* i965/fs: Import image format conversion primitives.Francisco Jerez2015-08-111-0/+265
* i965/fs: Import image format metadata queries.Francisco Jerez2015-08-111-0/+148
* i965/fs: Import code to transform image coordinates into surface coordinates.Francisco Jerez2015-08-111-0/+52
* i965/fs: Import image memory offset calculation code.Francisco Jerez2015-08-111-0/+169
* i965/fs: Import image access validity checks.Francisco Jerez2015-08-111-0/+55
* i965: Define implementation constants for ARB_shader_image_load_store.Francisco Jerez2015-08-111-0/+12
* i965/gen7-8: Set up early depth/stencil control appropriately for image load/...Francisco Jerez2015-08-116-3/+21
* i965/gen7-8: Poke the 3DSTATE UAV access enable bits.Francisco Jerez2015-08-117-9/+32
* i965/gen7: Enable fragment shader dispatch if the program has image uniforms.Francisco Jerez2015-08-111-0/+1
* i965: Hook up image state upload.Francisco Jerez2015-08-116-2/+146
* i965: Reserve enough parameter entries for all image uniforms used in the pro...Francisco Jerez2015-08-114-3/+7
* i965: Define and initialize image parameter structure.Francisco Jerez2015-08-116-1/+170
* i965: Implement surface state set-up for shader images.Francisco Jerez2015-08-113-0/+188
* i965: Fix brw_memory_barrier() for SKL.Francisco Jerez2015-08-111-1/+1
* i965: Add SKL support to brw_miptree_get_horizontal_slice_pitch().Francisco Jerez2015-08-111-3/+1
* glsl: Add missing spec quote about atomic counter in structsTimothy Arceri2015-08-111-4/+4
* radeonsi: add new OLAND pci idAlex Deucher2015-08-101-0/+1
* nouveau: no need to do tnl wakeup, state updates are always hooked upIlia Mirkin2015-08-102-2/+0
* i965/fs: Make resolve_source_modifiers consistent with the vec4 versionJason Ekstrand2015-08-103-15/+16
* i965/vec4_visitor: Make some function arguments const referencesJason Ekstrand2015-08-102-6/+6
* i965/fs: Don't do redundant RA setup on IVB+Jason Ekstrand2015-08-101-0/+9
* i965/fs: Use dispatch_width instead of reg_width in alloc_reg_setsJason Ekstrand2015-08-101-8/+8
* ra: Delete the conflict lists in ra_set_finalizeJason Ekstrand2015-08-101-0/+5
* ra: Refactor ra_set_finalizeJason Ekstrand2015-08-101-26/+25
* i965/vec4_nir: Properly handle integer multiplies on BDW+Jason Ekstrand2015-08-101-24/+28
* i965/vec4_nir: Do boolean source modifier resolves on BDW+Jason Ekstrand2015-08-103-0/+29
* i965/vec4-nir: Handle boolean resolvese on ILK-Jason Ekstrand2015-08-101-0/+14
* i965/nir: Don't mark bany or ball instructions for resolveJason Ekstrand2015-08-101-0/+23
* i965/nir: Use nir_op_info.output_type for determining when to resolveJason Ekstrand2015-08-101-25/+15
* mesa/format_utils: Add src_bits == dst_bits cases to unorm_to_unormJason Ekstrand2015-08-101-1/+3
* gallium/radeon: add a debug flag not to use write combining (v2)Marek Olšák2015-08-103-0/+5
* freedreno/a4xx: add s8/z32/z32_s8x24 supportRob Clark2015-08-104-37/+151
* freedreno: update generated headersRob Clark2015-08-105-5/+183
* freedreno/a4xx: fix vpsrepl for blit shadersRob Clark2015-08-101-5/+14
* freedreno/a4xx: clear cached fp when switching blit progRob Clark2015-08-101-0/+2
* freedreno/a3xx: clear cached fp when switching blit progRob Clark2015-08-101-0/+2
* mesa/es3.1: Allow Multisampled FrameBufferTexturesMarta Lofstedt2015-08-101-2/+3
* mesa/es3.1: Pass sample count check for multisampled texturesMarta Lofstedt2015-08-101-1/+4
* mesa: clear existing swizzle info before bitwise-OROded Gabbay2015-08-091-0/+5
generated by cgit v1.2.3 (git 2.39.1) at 2024-12-22 22:45:26 +0000