Commit message (Collapse) | Author | Age | Files | Lines | |
---|---|---|---|---|---|
* | i965: Clean up some mess with the batch cache. | Eric Anholt | 2009-09-24 | 3 | -18/+5 |
| | | | | | Its flagging of extra state that's already flagged by the vtbl new_batch when appropriate was confusing my tracking down of the OA clear bug. | ||||
* | Merge branch 'mesa_7_5_branch' into mesa_7_6_branch | Brian Paul | 2009-09-24 | 2 | -7/+2 |
|\ | |||||
| * | softpipe: Increase GL_MAX_3D_TEXTURE_SIZE to 256. | Vinson Lee | 2009-09-24 | 1 | -1/+1 |
| | | |||||
| * | mesa: remove glEnable(GL_DEPTH_BOUNDS_TEST_EXT) check/warning | Brian Paul | 2009-09-24 | 1 | -5/+0 |
| | | | | | | | | | | At the time of the enable there may not be a Z buffer, but one may be attached to the FBO later. | ||||
| * | mesa: remove rgbMode check in enable_texture() | Brian Paul | 2009-09-24 | 1 | -1/+1 |
| | | | | | | | | | | | | | | If the currently bound FBO isn't yet validated it's possible for rgbMode to be zero so we'll lose the texture enable. This could fix some FBO rendering glitches, but I don't know of any specific instances. | ||||
* | | i965: Emit zero initialization for NV VP temporaries as required. | Eric Anholt | 2009-09-24 | 5 | -0/+51 |
| | | | | | | | | | | | | | | This is similar to what r300 does inside the driver, but I've added it as a generic option since it seems most hardware will want it. Fixes piglit nv-init-zero-reg.vpfp and nv-init-zero-addr.vpfp. | ||||
* | | i965: Remove assert about NV_vp now that it somewhat works. | Eric Anholt | 2009-09-24 | 1 | -2/+0 |
| | | |||||
* | | i965: Load NV program matrices when required. | Eric Anholt | 2009-09-24 | 1 | -0/+3 |
| | | |||||
* | | mesa: Initialize NV_vertex_program fields for the parameter lists and such. | Eric Anholt | 2009-09-24 | 3 | -0/+55 |
| | | | | | | | | This helps let drivers treat NV_vp like ARB_vp. | ||||
* | | intel: use default array/element buffers in intel_generate_mipmap() | Brian Paul | 2009-09-24 | 1 | -0/+21 |
| | | | | | | | | | | | | | | If there happened to be a bound VBO when intel_generate_mipmap() was called we blew up because of a bad vertex array pointer. Fixes regnumonline, bug 23859. | ||||
* | | mesa: replace assertion with no-op function assignment | Brian Paul | 2009-09-24 | 1 | -1/+12 |
| | | |||||
* | | mesa: added comment | Brian Paul | 2009-09-24 | 1 | -0/+1 |
| | | |||||
* | | vbo: limit number of warnings to 10 | Brian Paul | 2009-09-24 | 1 | -18/+25 |
| | | | | | | | | Otherwise some apps will emit tons of warnings. | ||||
* | | radeon: Fix scissors for r600 KMS. | Pauli Nieminen | 2009-09-24 | 2 | -6/+7 |
| | | | | | | | | | | | | | | Radeon generic scissors code had problem that some of code was using exclusive and some inclusive bottom right corner. Only r600 driver is using exclusive coordinate so changed generic code to pass inclusive coordinate and r600 driver changes BR coordinate to be exclusive. | ||||
* | | Merge branch 'mesa_7_5_branch' into mesa_7_6_branch | Brian Paul | 2009-09-24 | 3 | -12/+18 |
|\| | |||||
| * | swrast: add lod bias when texture sampling | Brian Paul | 2009-09-23 | 1 | -2/+7 |
| | | | | | | | | | | | | Mostly fixes progs/demos/lodbias when MESA_TEX_PROG=1. But the LOD still seems off by -1 or so. May be an issue with the params passed to _swrast_compute_lambda() | ||||
| * | mesa: don't bias LOD in shader interpreter; do it in swrast | Brian Paul | 2009-09-23 | 1 | -6/+1 |
| | | |||||
| * | swrast: fix typo in partial derivatives parameter passing | Brian Paul | 2009-09-23 | 1 | -1/+1 |
| | | |||||
| * | st/mesa: trim calculated userbuffer size | Keith Whitwell | 2009-09-23 | 1 | -3/+9 |
| | | | | | | | | | | | | | | | | | | | | | | | | In get_array_bounds we were previously defining a user buffer sized as (nr_vertices * stride). The trouble is that if the vertex data occupies less than stride bytes, the extra tailing (stride - size) bytes may extend outside the memory actually allocated by the app and caused a segfault. To fix this, define a the buffer bounds to be: ptr .. ptr + (nr-1)*stride + element_size | ||||
* | | tgsi/sse: Pass the lodbias, not zero. More comments. | Brian Paul | 2009-09-24 | 1 | -5/+5 |
| | | | | | | | | This fixes the glean/glsl1 "texture2D(), with bias" test when using SSE. | ||||
* | | mesa: added default case return to silence warning | Brian Paul | 2009-09-24 | 1 | -0/+1 |
| | | |||||
* | | glsl: init var to silence warning | Brian Paul | 2009-09-24 | 1 | -1/+1 |
| | | |||||
* | | glsl: fix missing initializers warning | Brian Paul | 2009-09-24 | 1 | -2/+2 |
| | | |||||
* | | r600: add support for CUBE textures, also TXP | Andre Maasikas | 2009-09-24 | 2 | -47/+263 |
| | | | | | | | | seems to work here ... | ||||
* | | r600: fix typo in the last commit | Alex Deucher | 2009-09-24 | 1 | -5/+5 |
| | | | | | | | | 128 gprs, 256 reg-based consts | ||||
* | | r600: various cleanups | Alex Deucher | 2009-09-24 | 3 | -45/+24 |
| | | | | | | | | | | | | | | | | | | | | | | | | - max texture size is 8k, but mesa doesn't support that at the moment. - attempt to set shader limits to what the hw actually supports - clean up some old r300 cruft - no need to explicitly disable irqs. This is fixed in the drm now. Signed-off-by: Alex Deucher <[email protected]> | ||||
* | | r600: fix some issues with LIT instruction | Andre Maasikas | 2009-09-24 | 1 | -33/+36 |
| | | | | | | | | | | | | | | | | - MUL_LIT is ALU.Trans instruction - some Trans instructions can take 3 arguments - don't clobber dst.x, use dst.z as temp, it'll get written correct value in last insn - respect source swizzles | ||||
* | | r600: fix point sizes | Alex Deucher | 2009-09-24 | 1 | -4/+4 |
| | | | | | | | | registers takes radius | ||||
* | | r600: fix polygon offset | Alex Deucher | 2009-09-24 | 1 | -3/+8 |
| | | |||||
* | | radeon: don't build non-r600 span code on r600 | Alex Deucher | 2009-09-24 | 1 | -1/+5 |
| | | |||||
* | | r600: minor span cleanups | Alex Deucher | 2009-09-24 | 1 | -4/+3 |
| | | |||||
* | | r600: support position_invariant programs | Andre Maasikas | 2009-09-24 | 1 | -12/+18 |
| | | |||||
* | | r600: add span support for 1D tiles | Alex Deucher | 2009-09-24 | 3 | -1/+223 |
| | | | | | | | | | | | | | | | | | | | | | | 1D tile span support for depth/stencil/color/textures Z and stencil buffers are always tiled, so this fixes sw access to Z and stencil buffers. color and textures are currently linear, but this adds span support when we implement 1D tiling. This fixes the text in progs/demos/engine and progs/tests/z* | ||||
* | | r600: fix warning | Alex Deucher | 2009-09-24 | 1 | -0/+1 |
| | | | | | | | | Noticed by rnoland on IRC. | ||||
* | | r600: fix texcoords from constants | Andre Maasikas | 2009-09-24 | 1 | -40/+52 |
| | | | | | | | | with some minor updates from Richard. | ||||
* | | r600: enable caching of vertex programs | Andre Maasikas | 2009-09-24 | 6 | -62/+110 |
| | | |||||
* | | r600: check if textures are actually enabled before submission | Alex Deucher | 2009-09-24 | 2 | -56/+64 |
| | | | | | | | | noticed by taiu on IRC. | ||||
* | | r600: fix ftp for dri1 | Alex Deucher | 2009-09-24 | 1 | -3/+4 |
| | | | | | | | | We use t->bo for dri1 since r600 uses CS for dri1. | ||||
* | | r600: don't setup hardware state if TFP | Dave Airlie | 2009-09-24 | 1 | -0/+4 |
| | | | | | | | | | | | | | | if we have a BO here it means TFP and we should have set it up already. tested by b0le on #radeon | ||||
* | | r600: fix dri2 clipping | Alex Deucher | 2009-09-24 | 1 | -2/+2 |
| | | |||||
* | | r300: fallback to software rendering if we are out of free texcoords | Maciej Cencora | 2009-09-23 | 1 | -2/+16 |
| | | | | | | | | Fixes #22741 | ||||
* | | softpipe: added max texture/surface size sanity check | Brian Paul | 2009-09-23 | 1 | -0/+6 |
| | | |||||
* | | softpipe: increase MAX_WIDTH/HEIGTH 4096 to match max texture size | Brian Paul | 2009-09-23 | 1 | -2/+2 |
| | | |||||
* | | mesa: don't re-use the meta glDrawPixels VBO; create a new one each time | Brian Paul | 2009-09-22 | 1 | -30/+22 |
| | | | | | | | | This should help to work around bugs 24083 and 23670. | ||||
* | | mesa: fix more buffer object error messages | Brian Paul | 2009-09-22 | 1 | -3/+3 |
| | | |||||
* | | Merge branch 'mesa_7_5_branch' into mesa_7_6_branch | Brian Paul | 2009-09-22 | 2 | -6/+15 |
|\| | | | | | | | | | | | Conflicts: src/mesa/main/bufferobj.c | ||||
| * | glx: include string.h to silence missing memset() prototype warning | Brian Paul | 2009-09-22 | 1 | -0/+1 |
| | | |||||
| * | mesa: fix error message text | Brian Paul | 2009-09-22 | 1 | -1/+1 |
| | | |||||
| * | GLX: Warn only once about applications calling GLX 1.3 functions | Tormod Volden | 2009-09-21 | 1 | -6/+14 |
| | | | | | | | | | | | | | | | | | | | | The warnings introduced in 1f309c40b8065b8729fce631540c66e4b50b84df would pour out generously from some applications. This patch adds a "warn once" wrapper macro, heavily inspired by src/mesa/drivers/dri/r600/radeon_debug.h Signed-off-by: Tormod Volden <[email protected]> Reviewed-by: Ian Romanick <[email protected]> | ||||
* | | r300: Fix crash reported in bug #24066 | Nicolai Hähnle | 2009-09-22 | 1 | -0/+15 |
| | | | | | | | | Signed-off-by: Nicolai Hähnle <[email protected]> |