summaryrefslogtreecommitdiffstats
Commit message (Expand)AuthorAgeFilesLines
* r600: use GET_BUFFER_RESINFO vtx fetch on eg instead of setting up constsRoland Scheidegger2018-01-104-58/+50
* r600: increase number of ubos by one to 14Roland Scheidegger2018-01-104-4/+9
* r600: set up constants needed for txq for buffers and cube maps with tesRoland Scheidegger2018-01-101-0/+16
* r600: don't emit reloc for ring buffer out into the blueRoland Scheidegger2018-01-102-8/+6
* r600: hack up num_render_backends on Juniper to 8Roland Scheidegger2018-01-101-2/+19
* winsys/radeon: fix up default enabled_rb_mask for r600Roland Scheidegger2018-01-101-6/+10
* r600: fix enabled_rb_mask on eg/cmRoland Scheidegger2018-01-101-2/+9
* r600: fix sampler indexing with texture buffers samplingRoland Scheidegger2018-01-102-2/+4
* r600: don't use vtx offset for load_sample_positionRoland Scheidegger2018-01-101-1/+1
* r600: drop l2 related queriesDave Airlie2018-01-103-18/+0
* r600/shader: only read back the necessary tess factor components.Dave Airlie2018-01-101-4/+4
* Fix use of alloca() without #include <c99_alloca.h>Jon Turney2018-01-091-0/+1
* genxml: Add missing INSTDONE_1 bits on Gen7.5+.Kenneth Graunke2018-01-094-0/+8
* intel: Apply Geminilake "Barrier Mode" workaround.Kenneth Graunke2018-01-094-0/+49
* docs: update calendar, add news and link release notes for 17.3.2Emil Velikov2018-01-093-6/+8
* docs: add sha256 checksums for 17.3.2Emil Velikov2018-01-091-1/+2
* docs: add release notes for 17.3.2Emil Velikov2018-01-091-0/+108
* st/omx_bellagio: Update default intra matrix per MPEG2 specIndrajit Das2018-01-091-5/+5
* aubinator: add support for aubinating memtrace aubsScott D Phillips2018-01-081-35/+83
* aubinator: extract aubinator_init() out of the header handler functionScott D Phillips2018-01-081-16/+23
* aubinator: honor --color option when printing the headerScott D Phillips2018-01-081-1/+5
* .gitignore: Ignore new generated filesScott D Phillips2018-01-082-0/+2
* Meson: ensure variable definedDylan Baker2018-01-081-0/+1
* meson: Fix typo in clover buildDylan Baker2018-01-081-1/+1
* meson: set opencl flags for r600Dylan Baker2018-01-081-2/+5
* meson: build cloverDylan Baker2018-01-088-6/+336
* meson: Turn on swr for relevant targetsDylan Baker2018-01-084-8/+6
* meson: Build SWR driverDylan Baker2018-01-085-6/+467
* ac: rework emit_barrier() to not segfault on radeonsiTimothy Arceri2018-01-091-9/+8
* ac: add load_tess_level() to the abiTimothy Arceri2018-01-093-0/+32
* radeonsi: add load_tess_level() helperTimothy Arceri2018-01-091-14/+19
* spirv: Do implicit conversions of uint to bool in OpStoreJason Ekstrand2018-01-081-0/+19
* spirv: Loosen the validation for load/store type matchingJason Ekstrand2018-01-081-6/+33
* spirv: Require a storage type for OpStore destinationsJason Ekstrand2018-01-081-0/+4
* spirv: Add a vtn_types_compatible helperJason Ekstrand2018-01-082-0/+55
* spirv: Store the id of the type in vtn_typeJason Ekstrand2018-01-083-5/+8
* spirv: Add a mechanism for dumping failing shadersJason Ekstrand2018-01-082-0/+29
* spirv: Rework asserts in var_decoration_cbJason Ekstrand2018-01-081-7/+8
* spirv: Rework error checking for decorationsJason Ekstrand2018-01-081-9/+32
* spirv: Add better type validation to OpTypeImageJason Ekstrand2018-01-081-7/+10
* spirv: Switch on vtn_base_type in OpComposite(Extract|Insert)Jason Ekstrand2018-01-081-37/+32
* spirv: Refactor Op[Spec]ConstantComposite and add better validationJason Ekstrand2018-01-081-36/+32
* spirv: Add better validation to Op[Spec]ConstantJason Ekstrand2018-01-081-2/+7
* spirv: Remove a pointless assignment in SpvOpSpecConstantJason Ekstrand2018-01-081-1/+0
* spirv: Unify boolean constants and add better validationJason Ekstrand2018-01-081-10/+11
* spirv/info: Add spirv_op_to_stringJason Ekstrand2018-01-082-0/+11
* spirv: Make 'info' a local array spirv_info_c.pyJason Ekstrand2018-01-081-3/+5
* spirv: Add better error messages in vtn_value helpersJason Ekstrand2018-01-081-11/+15
* spirv: Import 1.2 rev 3 headers and grammar from KhronosCaio Marcelo de Oliveira Filho2018-01-082-164/+431
* radv: get InstanceID from VGPR1 (or VGPR2 for tess) instead of VGPR3Samuel Pitoiset2018-01-081-8/+24
generated by cgit v1.2.3 (git 2.39.1) at 2024-12-26 12:22:06 +0000