summaryrefslogtreecommitdiffstats
Commit message (Expand)AuthorAgeFilesLines
* st/omx/tizonia: Add entrypointGurkirpal Singh2018-03-064-2/+78
* st/omx/tizonia: Add --enable-omx-tizonia flag and build filesGurkirpal Singh2018-03-0610-7/+128
* st/omx/bellagio: Rename st and target directoriesGurkirpal Singh2018-03-0623-50/+98
* radv: report the scratch private memory size with shader statsSamuel Pitoiset2018-03-061-1/+3
* ac/nir: count the scratch private memory sizeSamuel Pitoiset2018-03-062-2/+9
* ac: add ac_count_scratch_private_memory()Samuel Pitoiset2018-03-063-28/+38
* ac/nir: only enable used channels when exporting parametersSamuel Pitoiset2018-03-061-4/+20
* ac: update enabled channels mask when optimizing PARAM exportsSamuel Pitoiset2018-03-061-2/+16
* ac/nir: pass the number of enabled channels to si_llvm_init_export_args()Samuel Pitoiset2018-03-061-8/+13
* ac/shader: scan output usage mask for VS and TESSamuel Pitoiset2018-03-062-0/+22
* intel: Add missing includes for building on AndroidClayton Craft2018-03-062-0/+2
* vulkan: do not expose surface/swapchain extensions on AndroidTapani Pälli2018-03-062-3/+3
* anv: Don't expose VK_KHX_multiview on android.Tapani Pälli2018-03-061-1/+1
* gallium: increase PIPE_MAX_SHADER_SAMPLER_VIEWS to 128Roland Scheidegger2018-03-061-1/+1
* tgsi/scan: use wrap-around shift behavior explicitly for file_maskRoland Scheidegger2018-03-063-4/+12
* clover: Allow overriding platform/device version numbersAaron Watry2018-03-052-5/+14
* clover/llvm: Pass device down to compileAaron Watry2018-03-051-4/+3
* clover: Pass device to llvm::create_compiler_instanceAaron Watry2018-03-051-4/+5
* clover/llvm: Use device in llvm compilation instead of copying fieldsAaron Watry2018-03-053-17/+15
* radeonsi/nir: fix handling of doubles for gs inputsTimothy Arceri2018-03-061-2/+6
* ac: pass the unmodified number of components to load gs inputsTimothy Arceri2018-03-061-2/+2
* radeonsi: move si_nir_load_input_gs() to si_shader.cTimothy Arceri2018-03-063-29/+20
* broadcom/vc4: Add support for HW perfmonBoris Brezillon2018-03-055-12/+249
* drm-uapi: Update vc4 header with perfmon related definitionsBoris Brezillon2018-03-051-0/+76
* r600: fix color export maskRoland Scheidegger2018-03-051-0/+1
* travis: keep meson version below 0.45.0Andres Gomez2018-03-051-3/+4
* intel: Drop SURFACE_FORMAT enum from genxml.Kenneth Graunke2018-03-0515-2269/+35
* intel/common: Use isl for decoder surface formatsJordan Justen2018-03-053-1/+10
* intel/isl: Add isl_format_is_validJordan Justen2018-03-052-0/+10
* intel: Split gen_device_info out into libintel_devJordan Justen2018-03-0533-29/+137
* gallium/aux/hud: Avoid possible buffer overflowGert Wollny2018-03-051-2/+6
* gbm: give a name to rgba fieldsEric Engestrom2018-03-052-9/+14
* egl: remove duplicated initializationAndres Gomez2018-03-051-1/+0
* freedreno/ir3: start dealing with half-precisionRob Clark2018-03-053-30/+81
* freedreno/ir3: fix fixing-up register footprintRob Clark2018-03-052-18/+27
* freedreno: surfaces can be PIPE_BUFFERRob Clark2018-03-051-4/+10
* freedreno/a5xx: handle compute resourcesRob Clark2018-03-051-2/+4
* freedreno/ir3: ignore return jumpRob Clark2018-03-051-0/+1
* freedreno: add some more compute capsRob Clark2018-03-052-4/+21
* freedreno/a5xx: don't expose 64b pointers yetRob Clark2018-03-051-2/+5
* freedreno: steal handy macro for compute caps from nouveauRob Clark2018-03-051-42/+17
* freedreno: add global_bindings stateRob Clark2018-03-054-4/+85
* freedreno/ir3: small cleanupRob Clark2018-03-051-3/+3
* freedreno: add pctx->memory_barrier()Rob Clark2018-03-051-0/+8
* freedreno/ir3: cmdline compiler updates for spv shadersRob Clark2018-03-051-0/+7
* ac: add ac_build_fsign()Samuel Pitoiset2018-03-054-36/+32
* ac: add ac_build_isign()Samuel Pitoiset2018-03-054-32/+30
* ac: add ac_build_fract()Samuel Pitoiset2018-03-054-34/+39
* virgl: add offset alignment values to to v2 caps struct[email protected]2018-03-053-2/+6
* virgl: reduce some default capset limits.Dave Airlie2018-03-051-8/+8
generated by cgit v1.2.3 (git 2.39.1) at 2024-12-29 20:17:20 +0000