summaryrefslogtreecommitdiffstats
Commit message (Expand)AuthorAgeFilesLines
* freedreno/ir3: add debug flag to disable cpRob Clark2014-10-204-1/+10
* freedreno: positions come out as integers, not half-integersIlia Mirkin2014-10-201-2/+2
* freedreno/a3xx: disable early-z when we have kill'sRob Clark2014-10-203-0/+10
* freedreno/ir3: fix potential gpu lockup with killRob Clark2014-10-204-2/+61
* freedreno/ir3: comment + better fxn nameRob Clark2014-10-201-3/+5
* freedreno/a3xx: only emit dirty constsRob Clark2014-10-202-5/+9
* freedreno/a3xx: more layer/level fixesRob Clark2014-10-203-8/+14
* mesa: fix 'feeedback' typo in commentBrian Paul2014-10-201-1/+1
* mesa: fix 'misalgned' typos in error messagesBrian Paul2014-10-201-2/+2
* glsl: fix several use-after-free bugsBrian Paul2014-10-201-3/+7
* mesa: validate sampler uniforms during gluniform callsTapani Pälli2014-10-204-35/+36
* clover: Don't return CL_INVALID_VALUE if there is no header.EdB2014-10-201-1/+1
* clover: Add allow_empty_tag.EdB2014-10-201-0/+18
* clover: Add initial implementation of clCompileProgram for CL 1.2.EdB2014-10-207-16/+77
* clover: Add a simple compat::pair.EdB2014-10-201-0/+9
* clover/util: Allow using key_equals with pair-like objects other than std::pair.Francisco Jerez2014-10-201-2/+2
* clover/util: Define equality operators for a couple of compat classes.Francisco Jerez2014-10-201-13/+30
* clover/util: Fix construction of compat::vector with a general container as a...Francisco Jerez2014-10-201-2/+4
* glsl: implement switch flow control using a loopTapani Pälli2014-10-202-37/+64
* vc4: Translate 4-byte index buffers to 2 bytes.Eric Anholt2014-10-194-10/+92
* vc4: Add support for rebasing texture levels so firstlevel == 0.Eric Anholt2014-10-195-3/+83
* vc4: Apply a Newton-Raphson step to improve RSQEric Anholt2014-10-181-2/+20
* vc4: Apply a Newton-Raphson step to improve RCP.Eric Anholt2014-10-181-1/+17
* vc4: Add a little bit more packet parsing to make dump reading easier.Eric Anholt2014-10-181-19/+114
* meta/msaa-blit: consider weird sample count case unreachableChris Forbes2014-10-181-0/+1
* i965/fs: Change the type of booleans to UD and emit correct immediatesJason Ekstrand2014-10-173-16/+16
* i965/fs: Don't pass ir_variable * to emit_sampleid_setup().Kenneth Graunke2014-10-173-4/+4
* vc4: Make some assertions about how many flushes/EOFs the simulator sees.Eric Anholt2014-10-174-9/+26
* vc4: Fix accidental dropping of the low bits of the store tilebuffer packet.Eric Anholt2014-10-171-3/+5
* vc4: Set the primitive list format at the start of rendering.Eric Anholt2014-10-172-0/+15
* vc4: Replace the FLUSH_ALL with FLUSH.Eric Anholt2014-10-171-1/+3
* vc4: Add some comments about state management.Eric Anholt2014-10-172-0/+11
* vc4: Make sure there's exactly 1 tile store per tile coords packet.Eric Anholt2014-10-171-15/+64
* winsys/radeon: Use a single buffer cache manager againMichel Dänzer2014-10-173-37/+21
* clover: Add environment variables for dumping kernel code v2Tom Stellard2014-10-161-11/+75
* clover: Register an llvm diagnostic handler v3Tom Stellard2014-10-161-0/+25
* clover: Add support for compiling to native object code v3Tom Stellard2014-10-162-9/+204
* gallium: Add PIPE_SHADER_IR_NATIVE to enum pipe_shader_irTom Stellard2014-10-162-3/+4
* clover: Factor kernel argument parsing into its own function v2Tom Stellard2014-10-161-81/+92
* st/mesa: use pipe_sampler_view_release for releasing sampler viewsMarek Olšák2014-10-166-13/+18
* mesa: Drop the "target" parameter from NewBufferObject().Kenneth Graunke2014-10-1611-26/+21
* glsl: Update and fix typos in README.Andres Gomez2014-10-161-8/+8
* i965: Flag BRW_ATOMIC_COUNTER_BUFFER when a possible ABO is respecifiedChris Forbes2014-10-161-0/+2
* mesa: Mark buffer objects that are used as atomic counter buffersChris Forbes2014-10-162-0/+2
* i965/disasm: Add missing message type for Gen7 DP untyped surface readChris Forbes2014-10-161-0/+1
* i965: Correctly use ABO count to trigger flagging of new surfaces.Chris Forbes2014-10-161-1/+1
* i965: No longer reemit textures on BRW_NEW_UNIFORM_BUFFERChris Forbes2014-10-161-2/+1
* i965: Dirty state in BO reallocation based on usage historyChris Forbes2014-10-161-1/+4
* i965: Have mesa flag BRW_NEW_TEXTURE_BUFFER when a TexBO binding changesChris Forbes2014-10-161-0/+1
* i965: Add new dirty flag for new TexBOs.Chris Forbes2014-10-163-0/+4
generated by cgit v1.2.3 (git 2.39.1) at 2024-12-19 07:50:55 +0000