summaryrefslogtreecommitdiffstats
Commit message (Collapse)AuthorAgeFilesLines
* r600g: modify index buffers for sizes the hw can't deal with.Dave Airlie2010-09-201-2/+37
| | | | this just uses the common code from r300g now in util to do translations on r600g.
* util/r300g: split the r300 index buffer modifier functions out to utilDave Airlie2010-09-205-108/+174
| | | | | | These can be used by other drivers, like r600g. Signed-off-by: Dave Airlie <[email protected]>
* r600g: fix exports_ps to export a number not a mask.Henri Verbeet2010-09-202-2/+2
|
* scons: Link against talloc in the Gallium DRI driversJakob Bornecrantz2010-09-201-0/+1
|
* rbug: Add function to get opcode name stringJakob Bornecrantz2010-09-202-0/+69
|
* rbug: Cast opcode to corrent int sizeJakob Bornecrantz2010-09-204-28/+28
|
* Revert "r600g: Flush upload buffers before draws instead of before flushes."Henri Verbeet2010-09-192-5/+4
| | | | | | | This reverts commit a1d9a58b825825723f1c5f7705f2ed3ef834038a. Flushing the upload buffers on draw is wrong, uploads aren't supposed to cause flushes in the first place. The real issue was radeon_bo_pb_map_internal() not respecting PB_USAGE_UNSYNCHRONIZED.
* r600g: Respect PB_USAGE_UNSYNCHRONIZED in radeon_bo_pb_map_internal().Henri Verbeet2010-09-191-0/+8
|
* gallium/docs: Fixed a typo in the SCS opcode description.Tilman Sauerbeck2010-09-191-1/+1
| | | | Signed-off-by: Tilman Sauerbeck <[email protected]>
* auxiliary: fix depth-only and stencil-only clearsLuca Barbieri2010-09-191-1/+1
| | | | | | | Depth-only and stencil-only clears should mask out depth/stencil from the output, mask out stencil/input from input, and OR or ADD them together. However, due to a typo they were being ANDed, resulting in zeroing the buffer.
* r600g: Buffer object maps imply a wait.Henri Verbeet2010-09-196-42/+13
| | | | Unless e.g. PB_USAGE_DONTBLOCK or PB_USAGE_UNSYNCHRONIZED would be specified.
* r600g: Remove a redundant flush in r600_texture_transfer_map().Henri Verbeet2010-09-191-1/+0
| | | | radeon_ws_bo_map() will already take care of that if needed.
* r600g: Check for other references before checking for existing mappings in ↵Henri Verbeet2010-09-191-6/+8
| | | | | | | radeon_bo_pb_map_internal(). Having a non-NULL data pointer doesn't imply it's safe to reuse that mapping, it may have been unmapped but not flushed yet.
* r600g: Flush upload buffers before draws instead of before flushes.Henri Verbeet2010-09-192-4/+5
| | | | | | | | | | If a upload buffer is used by a previous draw that's still in the CS, accessing it would need a context flush. However, doing a context flush when mapping the upload buffer would then flush/destroy the same buffer we're trying to map there. Flushing the upload buffers before a draw avoids both the CS flush and the upload buffer going away while it's being used. Note that u_upload_data() could e.g. use a pool of buffers instead of allocating new ones all the time if that turns out to be a significant issue.
* egl: Enable drm platform by default.Chia-I Wu2010-09-191-0/+3
| | | | This enables EGL_MESA_drm_display for st/egl in the default setup.
* st/egl: s/kms/drm/ on the drm backend.Chia-I Wu2010-09-193-303/+303
| | | | s/kms/drm/, s/kdpy/drmdpy/, and so forth.
* st/egl: Rename kms backend to drm.Chia-I Wu2010-09-1910-24/+24
| | | | | The main use of the backend is to support EGL_MESA_drm_display. drm should be a better name.
* st/egl: Split modeset code support to modeset.c.Chia-I Wu2010-09-193-587/+647
| | | | | The modeset code supports now obsolete EGL_MESA_screen_surface. Move it to a file of its own.
* r600g: only emit uses waterfall on r6xx hw.Dave Airlie2010-09-191-1/+1
|
* r600g; add uses waterfall to asm cf for r6xx.Dave Airlie2010-09-193-0/+3
| | | | On r6xx if an MOVA instruction is emitted we should set this bit.
* r600g: Added support for TGSI_SEMANTIC_FACE.Tilman Sauerbeck2010-09-192-2/+16
| | | | | | This makes the 'glsl1-gl_FrontFacing var (1)' piglit test pass. Signed-off-by: Tilman Sauerbeck <[email protected]>
* nv50: Remove dead initialization.Vinson Lee2010-09-181-1/+1
|
* nv50: Remove dead initialization.Vinson Lee2010-09-181-1/+1
|
* nv50: Silence missing initializer warning.Vinson Lee2010-09-181-1/+1
| | | | | | Fixes this GCC warning. nv50_state_validate.c:336: warning: missing initializer nv50_state_validate.c:336: error: (near initialization for 'validate_list[20].func')
* nv50: fix typo in fifo packet length limitChristoph Bumiller2010-09-182-2/+6
|
* glsl/builtins: Switch comparison functions to just return an expression.Kenneth Graunke2010-09-185-360/+72
|
* glsl/builtins: Fix equal and notEqual builtins.Kenneth Graunke2010-09-183-48/+48
| | | | | Commit 309cd4115b7cba669a0bf858e7809cb6dae90ddf incorrectly converted these to all_equal and any_nequal, which is the wrong operation.
* nv50: emit constbuf relocs before uploading constantsChristoph Bumiller2010-09-183-21/+56
|
* nv50: add relocs for stack and local mem buffersChristoph Bumiller2010-09-185-3/+31
|
* glsl: Properly handle nested structure types.Kenneth Graunke2010-09-182-25/+11
| | | | Fixes piglit test CorrectFull.frag.
* r600g: Remove unused variable.Vinson Lee2010-09-181-1/+0
|
* nvfx: Silence uninitialized variable warnings.Vinson Lee2010-09-181-0/+2
|
* nvfx: Remove const qualifer from nvfx_vertprog_translate.Vinson Lee2010-09-181-1/+1
| | | | | | Silences this GCC warning. nvfx_vertprog.c: In function 'nvfx_vertprog_translate': nvfx_vertprog.c:998: warning: assignment discards qualifiers from pointer target type
* glsl2: Fixed cloning of ir_call error instructions.Tilman Sauerbeck2010-09-181-0/+3
| | | | | | | Those have the callee field set to the null pointer, so calling the public constructor will segfault. Signed-off-by: Tilman Sauerbeck <[email protected]>
* glsl: Fix 'control reaches end of non-void function' warning.Vinson Lee2010-09-181-0/+1
| | | | | | | | | | | Fixes this GCC warning. lower_variable_index_to_cond_assign.cpp: In member function 'bool variable_index_to_cond_assign_visitor::needs_lowering(ir_dereference_array*) const': lower_variable_index_to_cond_assign.cpp:261: warning: control reaches end of non-void function
* x86: Silence unused variable warning on Mac OS X.Vinson Lee2010-09-171-0/+2
| | | | | Silences the following GCC warning on Mac OS X. x86/common_x86.c:58: warning: 'detection_debug' defined but not used
* mesa: Silence "'valid_texture_object' defined but not used" warning.Vinson Lee2010-09-171-1/+5
|
* ir_to_mesa: Remove unused member array_indexed from struct statevar_element.Vinson Lee2010-09-171-1/+0
| | | | | Fixes this GCC warning. warning: missing initializer for member 'statevar_element::array_indexed'
* mesa: bump version to 7.10Vinson Lee2010-09-173-5/+5
|
* glsl2: Empty functions can be inlined.Tilman Sauerbeck2010-09-181-1/+4
| | | | | Signed-off-by: Tilman Sauerbeck <[email protected]> Signed-off-by: Kenneth Graunke <[email protected]>
* r600g: Silence unused variable warnings.Vinson Lee2010-09-171-0/+2
| | | | The variables are used in code that is currently ifdef'ed out.
* r600g: Silence uninitialized variable warning.Vinson Lee2010-09-171-1/+2
|
* r600g: Fix memory leak on error path.Vinson Lee2010-09-171-1/+1
|
* r600g: Fix implicit declaration warning.Vinson Lee2010-09-171-0/+1
| | | | | | Fixes this GCC warning. r600_state2.c: In function 'r600_context_flush': r600_state2.c:946: error: implicit declaration of function 'drmCommandWriteRead'
* r600g: Remove unnecessary headers.Vinson Lee2010-09-171-3/+0
|
* r600g: Remove unnecessary header.Vinson Lee2010-09-171-1/+0
|
* llvmpipe: Default to no threading on single processor systems.José Fonseca2010-09-171-2/+1
|
* util: linearized sRGB values don't fit into 8bitsJosé Fonseca2010-09-171-0/+8
| | | | Fixes glean texture_srgb test.
* gallivm: added missing case for PIPE_TEXTURE_RECTBrian Paul2010-09-171-0/+1
| | | | Fixes fd.o bug 30245
* r600g: alternative command stream building from contextJerome Glisse2010-09-1714-25/+5913
| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | Winsys context build a list of register block a register block is a set of consecutive register that will be emited together in the same pm4 packet (the various r600_block* are there to provide basic grouping that try to take advantage of states that are linked together) Some consecutive register are emited each in a different block, for instance the various cb[0-7]_base. At winsys context creation, the list of block is created & an index into the list of block. So to find into which block a register is in you simply use the register offset and lookup the block index. Block are grouped together into group which are the various pkt3 group of config, context, resource, Pipe state build a list of register each state want to modify, beside register value it also give a register mask so only subpart of a register can be updated by a given pipe state (the oring is in the winsys) There is no prebuild register list or define for each pipe state. Once pipe state are built they are bound to the winsys context. Each of this functions will go through the list of register and will find into which block each reg falls and will update the value of the block with proper masking (vs/ps resource/constant are specialized variant with somewhat limited capabilities). Each block modified by r600_context_pipe_state_set* is marked as dirty and we update a count of dwords needed to emit all dirty state so far. r600_context_pipe_state_set* should be call only when pipe context change some of the state (thus when pipe bind state or set state) Then to draw primitive you make a call to r600_context_draw void r600_context_draw(struct r600_context *ctx, struct r600_draw *draw) It will check if there is enough dwords in current cs buffer and if not will flush. Once there is enough room it will copy packet from dirty block and then add the draw packet3 to initiate the draw. The flush will send the current cs, reset the count of dwords to 0 and remark all states that are enabled as dirty and recompute the number of dwords needed to send the current context. Signed-off-by: Jerome Glisse <[email protected]>
generated by cgit v1.2.3 (git 2.39.1) at 2024-12-19 00:53:17 +0000