summaryrefslogtreecommitdiffstats
Commit message (Expand)AuthorAgeFilesLines
* glsl: Fix ir_last_opcode value.Ian Romanick2012-07-301-1/+1
* glsl: Request an Nx1 type instance in ir_quadop_vector lowering pass.Ian Romanick2012-07-301-1/+1
* glsl: Make bvec and ivec types accessible without using get_instance.Kenneth Graunke2012-07-302-0/+10
* radeon/llvm: Cleanup AMDIL.hTom Stellard2012-07-304-91/+26
* radeon/llvm: Rename all AMDIL* classes to AMDGPU*Tom Stellard2012-07-3030-496/+496
* radeon/llvm: Merge AMDILSubtarget into AMDGPUSubtargetTom Stellard2012-07-3025-324/+156
* radeon/llvm: Merge AMDILTargetLowering class into AMDGPUTargetLoweringTom Stellard2012-07-3011-241/+144
* radeon/llvm: Remove IL_cmp DAG nodeTom Stellard2012-07-304-502/+2
* radeon/llvm: Cleanup and reorganize AMDIL .td filesTom Stellard2012-07-3013-2303/+335
* radeon/llvm: Remove lowering code for unsupported featuresTom Stellard2012-07-308-805/+50
* radeon/llvm: Remove AMDILVersion.tdTom Stellard2012-07-302-59/+0
* radeon/llvm: Remove AMDILAlgorithms.tppTom Stellard2012-07-302-94/+19
* radeon/llvm: Merge AMDILInstrInfo.cpp into AMDGPUInstrInfo.cppTom Stellard2012-07-3012-693/+512
* radeon/llvm: Merge AMDILRegisterInfo into AMDGPURegisterInfoTom Stellard2012-07-3012-283/+69
* radeon/llvm: Change the tablegen target from AMDIL to AMDGPUTom Stellard2012-07-3014-107/+119
* i965: Support MESA_FORMAT_SIGNED_RGBA_16.Kenneth Graunke2012-07-301-1/+1
* gbm: Fix build for wayland includeElvis Lee2012-07-301-0/+1
* mesa: fix _math_matrix_copy(), againBrian Paul2012-07-301-1/+1
* mesa: Fix wrong sizeof argument in _math_matrix_copy.Vinson Lee2012-07-301-1/+1
* radeonsi: fix db and stencil setup v2Christian König2012-07-303-67/+58
* radeonsi: fix stencil op mappingChristian König2012-07-301-40/+34
* radeonsi: fix assertion in si_bind_vs_samplerChristian König2012-07-301-1/+1
* radeonsi: fix shader bindingChristian König2012-07-301-2/+8
* radeonsi: fix dummy export in shaders v2Christian König2012-07-301-0/+19
* radeonsi: fix vertex buffer and elementsChristian König2012-07-304-64/+74
* radeonsi: fix shader size and handlingChristian König2012-07-301-13/+13
* radeonsi: rename r600_resource to si_resourceChristian König2012-07-3015-94/+140
* glcpp: Add a newline to expanded #line directives.Kenneth Graunke2012-07-281-2/+2
* gallium: specify resource_resolve destination via a pipe_surfaceChristoph Bumiller2012-07-286-58/+39
* st/mesa: call update_renderbuffer_surface for sRGB renderbuffers, tooChristoph Bumiller2012-07-281-2/+3
* nv50: fix depth/stencil multisample memory storage typesChristoph Bumiller2012-07-281-6/+6
* nv50: fix resource_resolve shader start offsetsChristoph Bumiller2012-07-281-2/+2
* st/mesa: undo a couple static assertsBrian Paul2012-07-271-2/+2
* st/mesa: use STATIC_ASSERT in a few placesBrian Paul2012-07-274-17/+17
* mesa: whitespace, etc. fixes in program.hBrian Paul2012-07-271-7/+5
* meta: fix glDrawPixels fallback test, stencil drawingBrian Paul2012-07-271-2/+2
* radeon: fix 'sowftware' typoBrian Paul2012-07-271-1/+1
* i965/gen7: Reduce GT1 WM thread count according to updated BSpec.Eric Anholt2012-07-271-1/+1
* i965: Fix typo in shader channel select field name.Kenneth Graunke2012-07-273-20/+20
* i965/msaa: Use MESA_FORMAT_R8 for MCS buffer.Paul Berry2012-07-271-1/+1
* intel: increase wm thread number to 80 on gen6 GT2Zou Nan hai2012-07-271-5/+1
* r600g: Emit dispatch state for compute directly to the csTom Stellard2012-07-274-69/+60
* r600g: Initialize VGT_PRIMITIVE_TYPE in the start_cs_cmd atomTom Stellard2012-07-271-2/+5
* r600g: Atomize compute shader stateTom Stellard2012-07-274-86/+91
* r600g: Add helper functions for emitting compute SET_CONTEXT packetsTom Stellard2012-07-272-5/+18
* radeon/llvm: Add instruction defs for branches on SITom Stellard2012-07-273-17/+126
* radeon/llvm: Fix VOPC and V_CNDMASK encodingTom Stellard2012-07-274-10/+13
* radeon/llvm: Assert if we try to copy SCC regTom Stellard2012-07-271-0/+6
* radeon/llvm: Add SI DAG optimizations for setcc, select_ccTom Stellard2012-07-272-0/+54
* radeon/llvm: Add support for encoding SI branch instructionsTom Stellard2012-07-271-15/+35