mesa.git - Unnamed repository; edit this file 'description' to name the repository.

	Commit message (Expand)	Author	Age	Files	Lines
...
*	radv: move DB_COUNT_CONTROL initialization to si_emit_config()	Samuel Pitoiset	2017-10-20	2	-1/+5
*	i965/vec4: remove setting default LOD in the backend	Samuel Iglesias Gonsálvez	2017-10-20	2	-21/+0
*	i965/fs: remove setting default LOD in the backend	Samuel Iglesias Gonsálvez	2017-10-20	1	-9/+0
*	nir: set default lod to texture opcodes that needed it but don't provide it	Samuel Iglesias Gonsálvez	2017-10-20	1	-0/+13
*	radv: enable GS on GFX9	Bas Nieuwenhuizen	2017-10-20	1	-3/+1
*	radv: calculate and emit GFX9 GS registers to pipeline state.	Bas Nieuwenhuizen	2017-10-20	4	-7/+158
*	ac/nir: Fix up GS input vgprs.	Bas Nieuwenhuizen	2017-10-20	1	-0/+15
*	ac/nir: Add loading from LDS for merged GS.	Bas Nieuwenhuizen	2017-10-20	1	-15/+21
*	ac/nir: Add ES output to LDS for GFX9.	Bas Nieuwenhuizen	2017-10-20	1	-8/+49
*	ac/nir: Add merged GS function.	Bas Nieuwenhuizen	2017-10-20	1	-17/+63
*	radv: Only emit TES when it exists.	Bas Nieuwenhuizen	2017-10-20	1	-4/+6
*	radv: Use control shader presence for detecting tess.	Bas Nieuwenhuizen	2017-10-20	1	-1/+1
*	radv: fixup tess eval shader when combined.	Dave Airlie	2017-10-20	2	-6/+23
*	radv: Set VGT_GS_MODE properly for gfx9	Bas Nieuwenhuizen	2017-10-20	1	-4/+7
*	radv: ensure correct outinfo is picked.	Dave Airlie	2017-10-20	1	-13/+14
*	swr: Rework scratch space allocation	George Kyriazis	2017-10-19	2	-30/+23
*	radv: Enable tessellation shaders for GFX9.	Bas Nieuwenhuizen	2017-10-20	1	-1/+1
*	ac/nir: init full exec mask for merged shaders.	Dave Airlie	2017-10-20	3	-0/+12
*	radv: drop unused r600_htile_info.	Dave Airlie	2017-10-20	1	-9/+0
*	radv: fix CLEAR_STATE packet length.	Dave Airlie	2017-10-19	1	-1/+1
*	meson: don't build gallium dri target if gallium is disabled	Dylan Baker	2017-10-19	1	-1/+1
*	radv: copy indirect lowering settings from radeonsi	Timothy Arceri	2017-10-20	1	-1/+26
*	radv: stop redundant setting of active_stages	Timothy Arceri	2017-10-20	1	-2/+0
*	ac: move some code out of loop in store_tcs_output()	Timothy Arceri	2017-10-20	1	-5/+5
*	radv: Modify rsrc1/rsrc2 generation for merged tess.	Bas Nieuwenhuizen	2017-10-19	1	-7/+16
*	radv: Set correct registers for merged shader rings.	Bas Nieuwenhuizen	2017-10-19	1	-12/+24
*	radv: Add GFX9 HS emitting code.	Bas Nieuwenhuizen	2017-10-19	1	-5/+16
*	radv: Remove remaining hard coded references to VS.	Bas Nieuwenhuizen	2017-10-19	3	-7/+28
*	radv: Update GFX9 user data regs for GS/tess.	Bas Nieuwenhuizen	2017-10-19	4	-14/+25
*	radv: Add code to compile merged shaders.	Bas Nieuwenhuizen	2017-10-19	4	-13/+39
*	ac/nir: Add LS-HS input VGPR workaround.	Bas Nieuwenhuizen	2017-10-19	1	-0/+18
*	ac/nir: Compile the bodies of multiple shaders.	Bas Nieuwenhuizen	2017-10-19	1	-50/+83
*	ac/nir: Expand user SGPR descriptions a bit.	Bas Nieuwenhuizen	2017-10-19	1	-3/+3
*	ac/nir: Don't write to the dynamic HS word on GFX9.	Bas Nieuwenhuizen	2017-10-19	1	-11/+16
*	ac/nir: Add function creation for merged LS+HS.	Bas Nieuwenhuizen	2017-10-19	1	-76/+178
*	ac/nir: Make scan_shader_output_decl less dependent on the context.	Bas Nieuwenhuizen	2017-10-19	1	-14/+17
*	ac/nir: Allow ac_shader_variant_info to contain info about multiple stages.	Bas Nieuwenhuizen	2017-10-19	1	-1/+1
*	ac/nir: Change interface to allow multiple source shaders.	Bas Nieuwenhuizen	2017-10-19	3	-39/+48
*	ac/nir: Add HS calling convention.	Bas Nieuwenhuizen	2017-10-19	1	-1/+4
*	ac: Parse the new HS RSRC1 register.	Bas Nieuwenhuizen	2017-10-19	1	-0/+1
*	swr: knob overrides for Intel Xeon Phi	Tim Rowley	2017-10-19	5	-1/+37
*	swr/rast: Add api to override draws in flight	Tim Rowley	2017-10-19	4	-19/+31
*	swr/rast: Widen fetch shader to SIMD16 (disabled for now)	Tim Rowley	2017-10-19	1	-13/+428
*	swr/rast: Change DS memory allocation	Tim Rowley	2017-10-19	2	-2/+3
*	swr/rast: Fix indentation	Tim Rowley	2017-10-19	1	-1/+1
*	swr/rast: Miscellaneous viewport array code changes	Tim Rowley	2017-10-19	5	-38/+71
*	swr/rast: Minor changes for os-x	Tim Rowley	2017-10-19	1	-2/+4
*	i965: Don't disable aux buffers for non-overlapping miplevels.	Kenneth Graunke	2017-10-19	1	-3/+7
*	i965: Remove the intel_miptree_prepare_fb_fetch wrapper.	Kenneth Graunke	2017-10-19	3	-20/+10
*	i965: Only resolve texture levels/layers that are accessed.	Kenneth Graunke	2017-10-19	1	-2/+16