index
:
mesa.git
gallium_va_encpackedheader01
master
Unnamed repository; edit this file 'description' to name the repository.
summary
refs
log
tree
commit
diff
stats
log msg
author
committer
range
Commit message (
Expand
)
Author
Age
Files
Lines
*
glsl: use linked_shaders bitmask to iterate stages for subroutine fields
Timothy Arceri
2016-11-30
2
-31
/
+26
*
mesa: optimise interleaved sso validation
Timothy Arceri
2016-11-30
1
-11
/
+14
*
mesa/glsl: add bitmask to track stages a program was linked against
Timothy Arceri
2016-11-30
2
-0
/
+4
*
swr: [rasterizer jit] use signed integer representation for logic op
Ilia Mirkin
2016-11-29
1
-5
/
+12
*
swr: add missing rgbx8_srgb variant
Ilia Mirkin
2016-11-29
1
-0
/
+1
*
swr: reorder renderable formats, add grouping comments
Ilia Mirkin
2016-11-29
1
-65
/
+87
*
swr: use util_copy_framebuffer_state helper
Ilia Mirkin
2016-11-29
1
-12
/
+1
*
swr: enable cubemap arrays
Ilia Mirkin
2016-11-29
1
-1
/
+1
*
swr: rearrange caps into limits/supported/unsupported groups
Ilia Mirkin
2016-11-29
1
-129
/
+84
*
swr: only store up to the LOD size
Ilia Mirkin
2016-11-29
1
-1
/
+3
*
swr: [rasterizer common] add SwrTrace() and macros
Tim Rowley
2016-11-29
2
-15
/
+95
*
radeonsi: don't fetch 8 dwords for samplerBuffer and imageBuffer
Marek Olšák
2016-11-29
1
-51
/
+43
*
radeonsi: disable XNACK to free 2 SGPRs on APUs
Marek Olšák
2016-11-29
1
-1
/
+1
*
radeonsi: count and report temp arrays in scratch separately
Marek Olšák
2016-11-29
2
-4
/
+40
*
radeonsi: don't try to eliminate trivial VS outputs for PS and CS
Marek Olšák
2016-11-29
1
-1
/
+4
*
radeonsi: disable RB+ blend optimizations for dual source blending
Marek Olšák
2016-11-29
1
-0
/
+11
*
radeonsi: set CB_BLEND1_CONTROL.ENABLE for dual source blending
Marek Olšák
2016-11-29
1
-0
/
+4
*
radeonsi: always set all blend registers
Marek Olšák
2016-11-29
1
-5
/
+5
*
radeonsi: set the smallest possible CB_TARGET_MASK
Marek Olšák
2016-11-29
1
-5
/
+5
*
radeonsi: don't print bodies of header-only packets
Marek Olšák
2016-11-29
1
-0
/
+4
*
radeonsi: print unknown registers with correct formatting
Marek Olšák
2016-11-29
1
-1
/
+2
*
ddebug: fix hang detection with deferred flushes
Marek Olšák
2016-11-29
1
-1
/
+1
*
radv: set spi_baryc_cntl.pos_float_location to 0
Dave Airlie
2016-11-29
1
-1
/
+1
*
radv: force persample shading when required.
Dave Airlie
2016-11-29
4
-6
/
+23
*
nir: print var binding in dumps.
Dave Airlie
2016-11-29
1
-1
/
+1
*
docs: fix small typo
Eric Engestrom
2016-11-29
1
-1
/
+1
*
i965/sched: Schedule trivial blocks.
Matt Turner
2016-11-29
1
-3
/
+0
*
i965/sched: Make 'time' a local variable.
Matt Turner
2016-11-29
1
-3
/
+1
*
i965/cfg: Initialize bblock_t::cycle_count.
Matt Turner
2016-11-29
1
-1
/
+1
*
i965/cfg: Initialize cfg_t::cycle_count.
Matt Turner
2016-11-29
2
-1
/
+2
*
ac/nir: Fix accessing an unitialized value.
Bas Nieuwenhuizen
2016-11-29
1
-1
/
+2
*
radv: Initialize the shader_stats_dump flag.
Bas Nieuwenhuizen
2016-11-29
1
-0
/
+1
*
vc4: Add a note for the future about texture latency calculation.
Eric Anholt
2016-11-29
1
-0
/
+20
*
vc4: Add support for coalescing ALU ops into tex_[srtb] MOVs.
Eric Anholt
2016-11-29
4
-29
/
+37
*
vc4: Restructure VPM write optimization into two passes.
Eric Anholt
2016-11-29
1
-18
/
+10
*
vc4: Make qir_for_each_inst_inorder() safe against removal.
Eric Anholt
2016-11-29
1
-1
/
+1
*
vc4: Split optimizing VPM writes from VPM reads.
Eric Anholt
2016-11-29
5
-51
/
+110
*
vc4: Restructure texture insts as ALU ops with tex_[strb] as the dst.
Eric Anholt
2016-11-29
9
-89
/
+194
*
vc4: Refactor qir_get_op_nsrc(enum qop) to qir_get_nsrc(struct qinst *).
Eric Anholt
2016-11-29
17
-36
/
+34
*
vc4: Replace the qinst src[] with a fixed-size array.
Eric Anholt
2016-11-29
3
-4
/
+2
*
vc4: Remove qir_inst4().
Eric Anholt
2016-11-29
2
-25
/
+0
*
anv: bump the texture gather offset limits
Ilia Mirkin
2016-11-29
1
-2
/
+2
*
i965/gen7: expose larger gather offsets
Ilia Mirkin
2016-11-29
1
-2
/
+7
*
i965: support constant gather offsets larger than 4 bits
Ilia Mirkin
2016-11-29
4
-12
/
+24
*
i965/fs: Refactor handling of constant tg4 offsets
Jason Ekstrand
2016-11-29
3
-34
/
+29
*
radv: Use different intrinsic for ubo loads.
Bas Nieuwenhuizen
2016-11-29
1
-1
/
+29
*
mesa: fix active subroutine uniforms properly
Timothy Arceri
2016-11-29
3
-104
/
+10
*
anv/cmd_buffer: Remove the 1-D case from the HiZ QPitch calculation
Jason Ekstrand
2016-11-28
1
-3
/
+6
*
anv/cmd_buffer: Set the correct surface type for depth/stencil
Jason Ekstrand
2016-11-28
1
-2
/
+53
*
anv: enable drawIndirectFirstInstance
Ilia Mirkin
2016-11-28
1
-1
/
+1
[next]