index
:
mesa.git
gallium_va_encpackedheader01
master
Unnamed repository; edit this file 'description' to name the repository.
about
summary
refs
log
tree
commit
diff
stats
log msg
author
committer
range
Commit message (
Expand
)
Author
Age
Files
Lines
*
i965: Report supported context priorities to EGL/DRI
Chris Wilson
2017-10-20
1
-0
/
+13
*
i965: Pass the EGL/DRI context priority through to the kernel
Chris Wilson
2017-10-20
3
-0
/
+46
*
i965: Record the presence of the kernel scheduler
Chris Wilson
2017-10-20
1
-0
/
+11
*
i965: Sync i915_drm.h from kernel for IMG_context_priority
Chris Wilson
2017-10-20
1
-3
/
+24
*
egl,dri: Propagate context priority hint to driver->CreateContext
Chris Wilson
2017-10-20
16
-30
/
+77
*
egl: Support IMG_context_priority
Chris Wilson
2017-10-20
6
-0
/
+79
*
radv: don't flush the VS when srcStageMask == TOP_OF_PIPE_BIT
Fredrik Höglund
2017-10-20
1
-2
/
+1
*
radv: mark total_count as MAYBE_UNUSED in CmdSet{Viewport,Scissor}
Samuel Pitoiset
2017-10-20
1
-2
/
+2
*
radv: rename radv_cmd_buffer_flush_state() to radv_draw()
Samuel Pitoiset
2017-10-20
1
-59
/
+51
*
radv: emit primitive restart from radv_emit_draw_registers()
Samuel Pitoiset
2017-10-20
1
-29
/
+30
*
radv: add radv_emit_draw_registers()
Samuel Pitoiset
2017-10-20
1
-12
/
+34
*
radv: refactor indirect draws (+count buffer) with radv_draw_info
Samuel Pitoiset
2017-10-20
1
-103
/
+48
*
radv: refactor indirect draws with radv_draw_info
Samuel Pitoiset
2017-10-20
1
-75
/
+133
*
radv: refactor simple and indexed draws with radv_draw_info
Samuel Pitoiset
2017-10-20
1
-68
/
+118
*
radv: re-emit VGT_INDEX_TYPE because non-indexed draws overwrite it
Samuel Pitoiset
2017-10-20
1
-2
/
+11
*
radv: clear the dirty flags in the corresponding emit helpers
Samuel Pitoiset
2017-10-20
1
-2
/
+8
*
radv: rename RADV_CMD_DIRTY_RENDER_TARGETS to RADV_CMD_DIRTY_FRAMEBUFFER
Samuel Pitoiset
2017-10-20
2
-3
/
+3
*
radv: move DB_COUNT_CONTROL initialization to si_emit_config()
Samuel Pitoiset
2017-10-20
2
-1
/
+5
*
i965/vec4: remove setting default LOD in the backend
Samuel Iglesias Gonsálvez
2017-10-20
2
-21
/
+0
*
i965/fs: remove setting default LOD in the backend
Samuel Iglesias Gonsálvez
2017-10-20
1
-9
/
+0
*
nir: set default lod to texture opcodes that needed it but don't provide it
Samuel Iglesias Gonsálvez
2017-10-20
1
-0
/
+13
*
radv: enable GS on GFX9
Bas Nieuwenhuizen
2017-10-20
1
-3
/
+1
*
radv: calculate and emit GFX9 GS registers to pipeline state.
Bas Nieuwenhuizen
2017-10-20
4
-7
/
+158
*
ac/nir: Fix up GS input vgprs.
Bas Nieuwenhuizen
2017-10-20
1
-0
/
+15
*
ac/nir: Add loading from LDS for merged GS.
Bas Nieuwenhuizen
2017-10-20
1
-15
/
+21
*
ac/nir: Add ES output to LDS for GFX9.
Bas Nieuwenhuizen
2017-10-20
1
-8
/
+49
*
ac/nir: Add merged GS function.
Bas Nieuwenhuizen
2017-10-20
1
-17
/
+63
*
radv: Only emit TES when it exists.
Bas Nieuwenhuizen
2017-10-20
1
-4
/
+6
*
radv: Use control shader presence for detecting tess.
Bas Nieuwenhuizen
2017-10-20
1
-1
/
+1
*
radv: fixup tess eval shader when combined.
Dave Airlie
2017-10-20
2
-6
/
+23
*
radv: Set VGT_GS_MODE properly for gfx9
Bas Nieuwenhuizen
2017-10-20
1
-4
/
+7
*
radv: ensure correct outinfo is picked.
Dave Airlie
2017-10-20
1
-13
/
+14
*
swr: Rework scratch space allocation
George Kyriazis
2017-10-19
2
-30
/
+23
*
radv: Enable tessellation shaders for GFX9.
Bas Nieuwenhuizen
2017-10-20
1
-1
/
+1
*
ac/nir: init full exec mask for merged shaders.
Dave Airlie
2017-10-20
3
-0
/
+12
*
radv: drop unused r600_htile_info.
Dave Airlie
2017-10-20
1
-9
/
+0
*
radv: fix CLEAR_STATE packet length.
Dave Airlie
2017-10-19
1
-1
/
+1
*
meson: don't build gallium dri target if gallium is disabled
Dylan Baker
2017-10-19
1
-1
/
+1
*
radv: copy indirect lowering settings from radeonsi
Timothy Arceri
2017-10-20
1
-1
/
+26
*
radv: stop redundant setting of active_stages
Timothy Arceri
2017-10-20
1
-2
/
+0
*
ac: move some code out of loop in store_tcs_output()
Timothy Arceri
2017-10-20
1
-5
/
+5
*
radv: Modify rsrc1/rsrc2 generation for merged tess.
Bas Nieuwenhuizen
2017-10-19
1
-7
/
+16
*
radv: Set correct registers for merged shader rings.
Bas Nieuwenhuizen
2017-10-19
1
-12
/
+24
*
radv: Add GFX9 HS emitting code.
Bas Nieuwenhuizen
2017-10-19
1
-5
/
+16
*
radv: Remove remaining hard coded references to VS.
Bas Nieuwenhuizen
2017-10-19
3
-7
/
+28
*
radv: Update GFX9 user data regs for GS/tess.
Bas Nieuwenhuizen
2017-10-19
4
-14
/
+25
*
radv: Add code to compile merged shaders.
Bas Nieuwenhuizen
2017-10-19
4
-13
/
+39
*
ac/nir: Add LS-HS input VGPR workaround.
Bas Nieuwenhuizen
2017-10-19
1
-0
/
+18
*
ac/nir: Compile the bodies of multiple shaders.
Bas Nieuwenhuizen
2017-10-19
1
-50
/
+83
*
ac/nir: Expand user SGPR descriptions a bit.
Bas Nieuwenhuizen
2017-10-19
1
-3
/
+3
[next]