index
:
mesa.git
gallium_va_encpackedheader01
master
Unnamed repository; edit this file 'description' to name the repository.
about
summary
refs
log
tree
commit
diff
stats
log msg
author
committer
range
Commit message (
Expand
)
Author
Age
Files
Lines
...
*
added a pipe->flush() call in xmesa_clear()
Brian
2007-10-24
1
-0
/
+11
*
Add copyright headers and do some cleanups.
Zack Rusin
2007-10-24
9
-27
/
+251
*
Remove the silly function and remove the bogus comment.
Zack Rusin
2007-10-24
1
-58
/
+50
*
Cleanup some code.
Zack Rusin
2007-10-24
11
-17
/
+41
*
Implement arl, lerp opcodes and do a first stab at if/endif
Zack Rusin
2007-10-24
5
-135
/
+388
*
Implement cross product and abs opcode
Zack Rusin
2007-10-24
3
-2
/
+65
*
Implement extended swizzling.
Zack Rusin
2007-10-24
3
-6
/
+50
*
Implement SGE and SLT
Zack Rusin
2007-10-24
3
-2
/
+65
*
Introduce linux-llvm target. Remove the llvm code from the default build for ...
Zack Rusin
2007-10-24
5
-40
/
+78
*
Align the load/stores. Reduce the amount of debugging output.
Zack Rusin
2007-10-24
8
-973
/
+665
*
Cleanup some of the debugging output code
Zack Rusin
2007-10-24
7
-84
/
+10
*
Make lit work but in a very lame way - will have to be rewritten.
Zack Rusin
2007-10-24
3
-10
/
+3
*
Muchos fixos. gears kinda works. and cases don't crash.
Zack Rusin
2007-10-24
9
-778
/
+1149
*
implement min and max
Zack Rusin
2007-10-24
3
-2
/
+110
*
Fix some warnings and implement lg2
Zack Rusin
2007-10-24
4
-9
/
+875
*
Implement frc and floor
Zack Rusin
2007-10-24
3
-3
/
+62
*
Implement ex2 opcode
Zack Rusin
2007-10-24
3
-1
/
+13
*
Implement dst opcode
Zack Rusin
2007-10-24
3
-1
/
+26
*
Implement dph opcode
Zack Rusin
2007-10-24
3
-1
/
+31
*
Implement dot4 opcode
Zack Rusin
2007-10-24
3
-5
/
+35
*
Implement pow/rcp and sub opcodes
Zack Rusin
2007-10-24
3
-5
/
+91
*
Add the "add" opcode and assert one vp if an opcode isn't supported
Zack Rusin
2007-10-24
1
-1
/
+9
*
Refactor the tgsi->llvm storage translator
Zack Rusin
2007-10-24
4
-42
/
+71
*
Implement basic opcode translation and storage translation.
Zack Rusin
2007-10-24
5
-27
/
+350
*
Draw first triangle. Start on the llvm builder.
Zack Rusin
2007-10-24
3
-24
/
+237
*
Cleanup some of the testing code. Implement first pass at actually
Zack Rusin
2007-10-24
5
-42
/
+208
*
Execution engine is a singleton, for now keep it in the pipe.
Zack Rusin
2007-10-24
6
-19
/
+64
*
Generate the base shader.
Zack Rusin
2007-10-24
4
-47
/
+194
*
Implement the conversion and do the initial execution pass.
Zack Rusin
2007-10-24
10
-11
/
+244
*
Stub out some conversion.
Zack Rusin
2007-10-24
1
-0
/
+291
*
Initial stab at LLVM integration.
Zack Rusin
2007-10-24
8
-5
/
+225
*
Fix vertex cache bug that allows multiple vertices to fall into the same slot.
Brian
2007-10-23
1
-0
/
+9
*
added comment
Brian
2007-10-23
1
-1
/
+1
*
In get_vertex(), slot was computed using & 31. Replace with % VCACHE_SIZE.
Brian
2007-10-23
1
-1
/
+3
*
adjust coords in wide_line() to be conformant
Brian
2007-10-23
1
-8
/
+47
*
properly init dst reg's CondMask/Swizzle fields
Brian
2007-10-23
2
-5
/
+5
*
bump up MAX_INSTRUCTIONS and add an assertion to catch emitting too many inst...
Brian
2007-10-23
1
-3
/
+6
*
Don't pad renderbuffers to multiple of two pixels anymore.
Brian
2007-10-23
1
-6
/
+1
*
don't apply ColorMask to main gc
Brian
2007-10-22
1
-7
/
+6
*
fix masking bug, memory leak
Brian
2007-10-22
1
-29
/
+28
*
don't use GL types for get/put_tile() params
Brian
2007-10-22
1
-4
/
+4
*
new flag to control psize (from vertex shader or fixed size)
Brian
2007-10-22
3
-1
/
+26
*
add support for sprite texcoord modes
Brian
2007-10-22
4
-7
/
+40
*
implement point sprite mode
Brian
2007-10-22
2
-35
/
+48
*
add point_sprite flag to rasterizer state
Brian
2007-10-22
2
-0
/
+2
*
remove unused var
Brian
2007-10-22
1
-1
/
+1
*
tweak point corners to pass conform test
Brian
2007-10-22
1
-4
/
+8
*
plug the wide prims code into the pipeline
Brian
2007-10-22
4
-1
/
+11
*
update to working condition
Brian
2007-10-22
1
-111
/
+91
*
Finish unifying the surface and texture tile caches.
Brian
2007-10-22
8
-118
/
+72
[prev]
[next]