aboutsummaryrefslogtreecommitdiffstats
Commit message (Expand)AuthorAgeFilesLines
* lima/ppir: enable lower_fdphErico Nunes2019-12-111-0/+1
* nir/tests: add serializer testsKarol Herbst2019-12-112-0/+299
* nir/serialize: fix vec8 and vec16Karol Herbst2019-12-111-12/+17
* radv: Fix RGBX Android<->Vulkan format correspondence.Bas Nieuwenhuizen2019-12-111-1/+1
* panfrost: Add PAN_MESA_DEBUG=syncTomeu Vizoso2019-12-117-7/+39
* iris: Create smaller program keys without legacy featuresKenneth Graunke2019-12-103-84/+183
* compiler/spirv: Fix uses of gnu struct = {} extensionPierre Moreau2019-12-111-1/+1
* util/u_thread: Restrict u_thread_get_time_nano on macOS.Vinson Lee2019-12-101-1/+1
* tu: Move UBWC layout into fdl6_layout() and use that function.Eric Anholt2019-12-116-169/+112
* freedreno: Switch the 16-bit workaround to match what turnip does.Eric Anholt2019-12-111-4/+4
* freedreno: Move a6xx's setup_slices() to a shareable helper function.Eric Anholt2019-12-1110-148/+301
* tu: Move our image layout into a freedreno_layout struct.Eric Anholt2019-12-116-62/+63
* freedreno: Move UBWC layout into a slices array like the non-UBWC slices.Eric Anholt2019-12-116-13/+13
* freedreno: Refactor the UBWC flags registers emission.Eric Anholt2019-12-113-41/+34
* freedreno: Drop the extra offset field for mipmap slices.Eric Anholt2019-12-113-6/+8
* intel/decoder: Make get_state_size take a full 64-bit address and a baseKenneth Graunke2019-12-105-30/+36
* iris: INTEL performance query implementationDongwon Kim2019-12-105-0/+240
* iris: separating out common perf codeMark Janes2019-12-105-92/+157
* gallium: enable INTEL_PERFORMANCE_QUERYDongwon Kim2019-12-107-0/+341
* meson/broadcom: libbroadcom_cle also needs zlibDylan Baker2019-12-111-1/+1
* anv: Enable Gen11 Color/Z write merging optimizationKenneth Graunke2019-12-101-0/+12
* iris: Enable Gen11 Color/Z write merging optimizationKenneth Graunke2019-12-101-0/+8
* intel/genxml: Add a partial TCCNTLREG definitionKenneth Graunke2019-12-101-0/+7
* util: Detect use-after-destroy in simple_mtxKenneth Graunke2019-12-101-1/+10
* freedreno/a6xx: enable LRZ by defaultRob Clark2019-12-103-2/+4
* freedreno/a6xx: fix LRZ logicRob Clark2019-12-105-30/+50
* freedreno/a6xx: fix LRZ layoutRob Clark2019-12-101-7/+8
* freedreno/a5xx+a6xx: split LRZ layout to per-genRob Clark2019-12-104-45/+70
* freedreno/a6xx: disable LRZ when blendingRob Clark2019-12-103-2/+8
* radeonsi: don't rely on CLEAR_STATE to set PA_SC_GENERIC_SCISSOR_*Marek Olšák2019-12-101-3/+5
* radeonsi/gfx10: simplify the tess_turns_off_ngg conditionMarek Olšák2019-12-101-3/+1
* radeonsi/gfx10: disable vertex groupingMarek Olšák2019-12-102-6/+3
* radeonsi: enable NIR by default and document GL 4.6 supportMarek Olšák2019-12-103-11/+14
* st/dri: assume external consumers of back buffers can write to the buffersMarek Olšák2019-12-101-6/+6
* ANV: Stop advertising smoothLines support on gen10+Jason Ekstrand2019-12-101-1/+9
* meson/broadcom: libbroadcom_cle needs expat headersDylan Baker2019-12-101-1/+1
* anv: fix incorrect VMA alignment for CCS main surfacesLionel Landwerlin2019-12-101-3/+14
* anv: fix missing gen12 handlingLionel Landwerlin2019-12-101-0/+3
* docs: reword a bit and list HTTPS before FTPEric Engestrom2019-12-101-4/+4
* meson: drop `intel_` prefix on imgui_coreEric Engestrom2019-12-101-1/+1
* meson: drop duplicate `lib` prefix on libiris_gen*Eric Engestrom2019-12-101-1/+1
* radv: implement VK_KHR_separate_depth_stencil_layoutsSamuel Pitoiset2019-12-107-8/+94
* radv: initialize HTILE for separate depth/stencil aspectsSamuel Pitoiset2019-12-103-19/+29
* radv: do not init HTILE as compressed state when dst layout allows itSamuel Pitoiset2019-12-101-13/+5
* radv: synchronize after performing a separate depth/stencil fast clearsSamuel Pitoiset2019-12-101-0/+10
* gitlab-ci: Don't exclude any piglit quick_shader testsMichel Dänzer2019-12-102-11/+21
* gallivm: add TGSI bit arithmetic opcodes supportKrzysztof Raszkowski2019-12-101-0/+138
* radv: fix possibly wrong PA_SC_AA_CONFIG value for conservative rastSamuel Pitoiset2019-12-102-10/+7
* radv: move emission of two PA_SC_* registers to the pipeline CSSamuel Pitoiset2019-12-102-4/+3
* st/dri: use st->flush callback to flush the backbufferPierre-Eric Pelloux-Prayer2019-12-101-39/+63
generated by cgit v1.2.3 (git 2.39.1) at 2024-12-29 16:57:47 +0000