summaryrefslogtreecommitdiffstats
Commit message (Expand)AuthorAgeFilesLines
* glsl: add ARB_shader_texture_image_samples infrastructureIlia Mirkin2015-09-103-0/+6
* nir: add nir_texop_texture_samples and convert from glslIlia Mirkin2015-09-103-1/+11
* glsl: add ir_texture_samples texture opcodeIlia Mirkin2015-09-1011-6/+23
* mesa: add infra for ARB_shader_texture_image_samplesIlia Mirkin2015-09-102-0/+2
* i965: Fix typos in licenseIan Romanick2015-09-1033-66/+66
* i965: Remove horizontal bars from file header commentsIan Romanick2015-09-1031-129/+62
* svga: clean up the compile_vs/gs/fs() functionsBrian Paul2015-09-103-49/+27
* svga: fix shader variant memory leakBrian Paul2015-09-102-0/+6
* svga: remove useless MAX2() callBrian Paul2015-09-101-1/+1
* winsys/svga: remove useless assertionBrian Paul2015-09-101-1/+0
* docs: add news item and link release notes for 10.6.7Emil Velikov2015-09-102-0/+7
* docs: add sha256 checksums for 10.6.7Emil Velikov2015-09-101-1/+2
* docs: add release notes for 10.6.7Emil Velikov2015-09-101-0/+74
* docs: Update wrt. textureQueryLod on softpipeKrzesimir Nowak2015-09-102-1/+2
* softpipe: Implement and enable textureQueryLodKrzesimir Nowak2015-09-102-2/+55
* tgsi: Add code for handling lodq opcodeKrzesimir Nowak2015-09-102-0/+56
* softpipe: Add functions for computing relative mipmap levelKrzesimir Nowak2015-09-102-0/+120
* softpipe: Split 3D to 2D coords conversion into separate functionKrzesimir Nowak2015-09-102-51/+45
* softpipe: Split code getting a filter into separate functionKrzesimir Nowak2015-09-101-17/+41
* softpipe: Put mip_filter_func inside a structKrzesimir Nowak2015-09-102-12/+38
* softpipe: Split compute_lambda_lod into two functionsKrzesimir Nowak2015-09-101-17/+40
* softpipe: Fix textureLod with nonzero GL_TEXTURE_LOD_BIAS valueKrzesimir Nowak2015-09-101-1/+1
* tgsi: Remove trailing backslash in commentKrzesimir Nowak2015-09-101-1/+1
* gallium/radeon: handle PIPE_TRANSFER_FLUSH_EXPLICITMarek Olšák2015-09-103-22/+44
* radeonsi: don't update polygon offset state if it has no effectMarek Olšák2015-09-102-1/+4
* radeonsi: decrease the size of si_pm4_stateMarek Olšák2015-09-101-3/+2
* radeonsi/compute: add buffers to the CS directlyMarek Olšák2015-09-101-7/+11
* radeonsi: only use new versions of LLVM image and sample intrinsicsMarek Olšák2015-09-101-283/+186
* gallium/radeon: drop support for LLVM 3.4Marek Olšák2015-09-107-26/+8
* r600/llvm: remove dead code for LLVM 3.3Marek Olšák2015-09-101-106/+0
* r600g: use pipe_resource::width0 instead pb_buffer::sizeMarek Olšák2015-09-102-6/+6
* radeonsi: enable VGPR spilling on VIMarek Olšák2015-09-101-3/+1
* winsys/amdgpu: calculate the maximum number of compute unitsMarek Olšák2015-09-101-2/+13
* Use IMP_LIB_EXT when checking for LLVM shared librariesJon TURNEY2015-09-101-6/+27
* i965: Resolve GCC sign-compare warning.Rhys Kidd2015-09-104-9/+9
* mesa: Resolve GCC sign-compare warning.Rhys Kidd2015-09-101-1/+1
* glsl: Resolve GCC sign-compare warning.Rhys Kidd2015-09-103-7/+7
* mesa: Resolve GCC missing field initializer warning.Rhys Kidd2015-09-101-4/+4
* clover: Avoid using typename to allow compilation of clover by clangAlbert Freeman2015-09-101-1/+1
* i965: Advertise 65536 for GL_MAX_UNIFORM_BLOCK_SIZE.Kenneth Graunke2015-09-101-0/+9
* nv50/ir: don't fold immediate into mad if registers are too highIlia Mirkin2015-09-101-0/+4
* nv50/ir: fix emission of 8-byte wide interp instructionIlia Mirkin2015-09-101-5/+6
* nv50/ir: r63 is only 0 if we are using less than 63 registersIlia Mirkin2015-09-101-1/+4
* nv50/ir: make edge splitting fix up phi node sourcesIlia Mirkin2015-09-101-13/+77
* glsl: Remove ADD_VARYING macroIan Romanick2015-09-091-15/+12
* glsl: Silence unused parameter warningsIan Romanick2015-09-099-27/+15
* nvc0: remove BGRA4 format supportIlia Mirkin2015-09-091-0/+2
* gallium/ttn: fix cursor handling vs builderRob Clark2015-09-091-8/+6
* nvc0: keep track of cb bindings per buffer, use for upload settingsIlia Mirkin2015-09-097-12/+58
* nir/glsl: Use lower_outputs_to_temporaries instead of relying on GLSL IRJason Ekstrand2015-09-092-3/+2