summaryrefslogtreecommitdiffstats
Commit message (Expand)AuthorAgeFilesLines
...
* isl/state: Divide the aux qpitch by 4Jason Ekstrand2016-07-151-1/+1
* isl: Fix the bs assertion in isl_tiling_get_infoJason Ekstrand2016-07-151-2/+5
* anv: Handle VK_WHOLE_SIZE properly for buffer viewsJason Ekstrand2016-07-151-3/+4
* anv: Add an align_down_npot_u32 helperJason Ekstrand2016-07-151-0/+6
* anv: Enable independentBlend on gen7Jason Ekstrand2016-07-151-1/+1
* anv/pipeline: Unify blend state setup between gen7 and gen8Jason Ekstrand2016-07-153-190/+136
* genxml: Make gen6-7 blending look more like gen8Jason Ekstrand2016-07-154-15/+34
* vc4: Speed up glGenerateMipmaps by avoiding shadow baselevel.Eric Anholt2016-07-155-3/+23
* vc4: Drop VC4_DIRTY_TEXSTATE in favor of the per-stage flags.Eric Anholt2016-07-154-8/+4
* vc4: Remove dead dirty_samplers field.Eric Anholt2016-07-152-5/+0
* vc4: Turn on control flow support in the simulator environment.Eric Anholt2016-07-151-0/+4
* mesa: handle numLevels, numSamples in _mesa_test_proxy_teximage()Brian Paul2016-07-151-3/+42
* mesa: add proxy texture targets in _mesa_next_mipmap_level_size()Brian Paul2016-07-151-3/+6
* mesa: add numLevels, numSamples to Driver.TestProxyTexImage()Brian Paul2016-07-157-29/+39
* mesa: use _mesa_clear_texture_image() in clear_texture_fields()Brian Paul2016-07-151-3/+1
* svga: avoid ubinding render targets that have already been unboundCharmaine Lee2016-07-151-1/+6
* svga: dump code for GenMips.Neha Bhende2016-07-151-0/+6
* Disable use of weak in threads_posix.h on CygwinJon Turney2016-07-151-1/+1
* configure: Don't require pthread-stubs on CygwinJon Turney2016-07-151-3/+15
* Use correct names for dlopen()ed files on CygwinYaakov Selkowitz2016-07-153-0/+6
* configure: Define _GNU_SOURCE for Cygwin as wellYaakov Selkowitz2016-07-151-4/+1
* Revert "isl: Don't filter tiling flags if a specific tiling bit is set"Nanley Chery2016-07-151-8/+5
* anv/blit2d: Copy with stencil sources when neededNanley Chery2016-07-151-3/+14
* anv/image: Fix initialization of the ISL tilingNanley Chery2016-07-152-4/+14
* isl: Fix isl_tiling_is_any_y()Nanley Chery2016-07-151-1/+1
* anv/device: Fix max buffer range limitsNanley Chery2016-07-151-2/+6
* isl: Fix assert on raw buffer surface state sizeNanley Chery2016-07-151-1/+8
* anv/cmd_buffer: Simplify range member assignmentNanley Chery2016-07-151-4/+2
* anv/cmd_buffer: Remove unused variableNanley Chery2016-07-151-2/+1
* anv/descriptor_set: Fix binding partly undefined descriptor setsNanley Chery2016-07-151-0/+5
* svga: handle mismatched number of samplers, sampler viewsBrian Paul2016-07-151-5/+10
* st/omx/enc: check uninitialized list from task releaseLeo Liu2016-07-151-2/+2
* nv50/ir: add missing string for SV_WORK_DIMSamuel Pitoiset2016-07-141-0/+1
* Revert "radeon/llvm: Use alloca instructions for larger arrays"Marek Olšák2016-07-142-149/+25
* r600,compute: Reserve vtx 3 for kernel argumentsJan Vesely2016-07-141-3/+7
* radeon/uvd: fail to create a decoder if RUVD_MSG_CREATE submission failsMarek Olšák2016-07-141-6/+9
* winsys/amdgpu: return an error on IB submission failuresMarek Olšák2016-07-142-1/+9
* gallium/radeon: add a return value to cs_flushMarek Olšák2016-07-143-9/+13
* glsl/types: Use _mesa_hash_data for hashing function typesJason Ekstrand2016-07-141-14/+2
* glsl/types: Fix function type comparison functionJason Ekstrand2016-07-141-1/+1
* freedreno/a4xx: Fix sign compare warnings[email protected]2016-07-141-7/+7
* freedreno/a3xx: Fix sign compare warnings[email protected]2016-07-141-7/+7
* freedreno/a2xx: Fix sign compare warnings[email protected]2016-07-141-4/+4
* radeon/vce: handle newly added parametersBoyuan Zhang2016-07-141-13/+20
* st/omx: assign previous values to new structureBoyuan Zhang2016-07-141-0/+10
* vl: add parameters for VAAPI encodeBoyuan Zhang2016-07-141-0/+33
* st/mesa: fix reference counting bug in st_vdpauChristian König2016-07-141-2/+8
* vc4: Emit resets of the uniform stream at the starts of blocks.Eric Anholt2016-07-139-0/+167
* vc4: Add support for scheduling of branch instructions.Eric Anholt2016-07-132-17/+114
* vc4: Move the QPU instructions to schedule into each block.Eric Anholt2016-07-134-141/+180
generated by cgit v1.2.3 (git 2.39.1) at 2024-12-23 15:36:01 +0000