summaryrefslogtreecommitdiffstats
Commit message (Expand)AuthorAgeFilesLines
* radeon/llvm: Remove AMDIL MAD instruction defsTom Stellard2012-05-176-7/+14
* radeon/llvm: Remove AMDIL MUL_IEEE* instructionsTom Stellard2012-05-173-7/+3
* r600g: Handle MUL_IEEE in r600_bytecode_get_num_operandsTom Stellard2012-05-171-0/+2
* radeon/llvm: Expand fsub during ISelTom Stellard2012-05-172-11/+2
* radeon/llvm: Remove AMDIL floating-point ADD instruction defsTom Stellard2012-05-175-8/+9
* radeon/llvm: Remove AMDIL CMOVLOG* instruction defsTom Stellard2012-05-174-26/+6
* radeon/llvm: Move lowering of ABS_i32 to ISelTom Stellard2012-05-174-17/+16
* radeon/llvm: Remove sub patterns from AMDILInstrPatterns.tdTom Stellard2012-05-172-21/+1
* radeon/llvm: Add custom SDNodes for MAXTom Stellard2012-05-1710-10/+108
* state_tracker: remove sw_primitive_restart from st_contextJordan Justen2012-05-172-2/+0
* state_tracker: remove software handling of primitive restartJordan Justen2012-05-171-178/+2
* state_tracker: set PrimitiveRestartInSoftware if neededJordan Justen2012-05-171-0/+1
* vbo: use software primitive restart in the VBO moduleJordan Justen2012-05-171-6/+37
* mesa: add PrimitiveRestartInSoftware to gl_context.ConstJordan Justen2012-05-172-0/+8
* vbo: add software primitive restart supportJordan Justen2012-05-174-0/+241
* mesa: Check for framebuffer completeness before looking at the rb.Eric Anholt2012-05-171-6/+6
* mesa: Fix assertion failure when a cube face is not present.Eric Anholt2012-05-171-1/+2
* glsl: Drop the extra NULL specifiction on ir_assignment constructors.Eric Anholt2012-05-171-21/+14
* glsl: Fix assertion failure on handling switch on uint expressions.Eric Anholt2012-05-171-1/+1
* glsl: Reject non-scalar switch expressions.Eric Anholt2012-05-171-4/+2
* glsl: Let the constructor figure out the types of switch-related expressions.Eric Anholt2012-05-171-4/+1
* glsl: Fix indentation of switch code.Eric Anholt2012-05-171-282/+263
* i965/vs: Fix up swizzle for dereference_array of matrices.Eric Anholt2012-05-171-2/+2
* mesa: Throw error on glGetActiveUniform inside Begin/End.Eric Anholt2012-05-171-0/+2
* glsl: Improve the local dead code optimization to eliminate unused channels.Eric Anholt2012-05-171-23/+126
* i965/fs: Do more register coalescing by using the interference graph.Eric Anholt2012-05-172-0/+62
* nouveau: place static buffers in VRAM if preferred by the driverChristoph Bumiller2012-05-176-12/+62
* nv50/ir: fix reversed order of lane ops in quadopsChristoph Bumiller2012-05-172-4/+6
* nv50,nvc0: handle user vertex buffersChristoph Bumiller2012-05-1714-308/+423
* nv50,nvc0: handle user index buffersChristoph Bumiller2012-05-178-47/+49
* nv50,nvc0: handle user constbufs without wrapping them in a resourceChristoph Bumiller2012-05-1714-165/+201
* st/mesa: set PIPE_BIND_STREAM_OUTPUT for TFB target in st_bufferobj_dataChristoph Bumiller2012-05-171-0/+3
* darwin: Eliminate a possible race condition while destroying a surfaceJeremy Huddleston2012-05-161-4/+4
* darwin: Unlock our mutex before destroying itJeremy Huddleston2012-05-161-0/+3
* gallium/radeon: Fix r300g tiling breakage.Michel Dänzer2012-05-166-3/+18
* gallium/auxiliary/pipe-loader: Fix usage of anonymous union.Francisco Jerez2012-05-163-8/+8
* radeonsi: Initial tiling support.Michel Dänzer2012-05-167-131/+359
* r600g: Set tiling information for BOs being shared.Michel Dänzer2012-05-163-9/+47
* st/xorg: Better handling of EXA copies.Michel Dänzer2012-05-164-225/+41
* radeonsi: Bump MAX_DRAW_CS_DWORDS.Michel Dänzer2012-05-163-3/+3
* draw,llvmpipe: Avoid named struct types on LLVM 3.0 and later.José Fonseca2012-05-162-30/+6
* llvmpipe: Color slot interpolation can be flat or perspective, not linear.Olivier Galibert2012-05-163-3/+3
* configure.ac: Fix typos in the r600-llvm-compiler optionHomer Hsing2012-05-151-2/+2
* gallivm: Add MCRegisterInfo.h to silence benign warnings about missing implem...José Fonseca2012-05-151-0/+3
* i965/blorp: Move exec() out of brw_blorp_params.Paul Berry2012-05-153-6/+9
* i965/gen6: Initial implementation of MSAA.Paul Berry2012-05-1523-121/+662
* i965/gen6+: Add code to perform blits on the render path ("blorp").Paul Berry2012-05-158-27/+1730
* i965: Expose surface setup internals for use by blits.Paul Berry2012-05-153-2/+4
* i965: split gen{6,7}_blorp_exec functions into manageable chunks.Paul Berry2012-05-153-522/+647
* i965: Parameterize HiZ code to prepare for adding blitting.Paul Berry2012-05-157-177/+335