summaryrefslogtreecommitdiffstats
path: root/src
diff options
context:
space:
mode:
Diffstat (limited to 'src')
-rw-r--r--src/intel/genxml/gen6.xml40
-rw-r--r--src/intel/genxml/gen7.xml40
-rw-r--r--src/intel/genxml/gen75.xml54
-rw-r--r--src/intel/genxml/gen8.xml69
-rw-r--r--src/intel/genxml/gen9.xml69
5 files changed, 272 insertions, 0 deletions
diff --git a/src/intel/genxml/gen6.xml b/src/intel/genxml/gen6.xml
index 99683ceed51..5083f074a12 100644
--- a/src/intel/genxml/gen6.xml
+++ b/src/intel/genxml/gen6.xml
@@ -2135,4 +2135,44 @@
<field name="Virtual Address of Fault" start="12" end="31" type="address"/>
</register>
+ <register name="BCS_RING_BUFFER_CTL" length="1" num="0x2203c">
+ <field name="Ring Buffer Enable" start="0" end="0" type="bool"/>
+ <field name="Automatic Report Head Pointer" start="1" end="2" type="uint">
+ <value name="MI_AUTOREPORT_OFF" value="0"/>
+ <value name="MI_AUTOREPORT_64KB" value="1"/>
+ <value name="MI_AUTOREPORT_4KB" value="2"/>
+ <value name="MI_AUTOREPORT_128KB" value="3"/>
+ </field>
+ <field name="Disable Register Accesses" start="8" end="8" type="bool"/>
+ <field name="Semaphore Wait" start="10" end="10" type="bool"/>
+ <field name="RBWait" start="11" end="11" type="bool"/>
+ <field name="Buffer Length (in pages - 1)" start="12" end="20" type="uint"/>
+ </register>
+
+ <register name="RCS_RING_BUFFER_CTL" length="1" num="0x203c">
+ <field name="Ring Buffer Enable" start="0" end="0" type="bool"/>
+ <field name="Automatic Report Head Pointer" start="1" end="2" type="uint">
+ <value name="MI_AUTOREPORT_OFF" value="0"/>
+ <value name="MI_AUTOREPORT_64KBMI_AUTOREPORT_4KB" value="1"/>
+ <value name="MI_AUTOREPORT_128KB" value="3"/>
+ </field>
+ <field name="Semaphore Wait" start="10" end="10" type="bool"/>
+ <field name="RBWait" start="11" end="11" type="bool"/>
+ <field name="Buffer Length (in pages - 1)" start="12" end="20" type="uint"/>
+ </register>
+
+ <register name="VCS_RING_BUFFER_CTL" length="1" num="0x1203c">
+ <field name="Ring Buffer Enable" start="0" end="0" type="bool"/>
+ <field name="Automatic Report Head Pointer" start="1" end="2" type="uint">
+ <value name="MI_AUTOREPORT_OFF" value="0"/>
+ <value name="MI_AUTOREPORT_64KB" value="1"/>
+ <value name="MI_AUTOREPORT_4KB" value="2"/>
+ <value name="MI_AUTOREPORT_128KB" value="3"/>
+ </field>
+ <field name="Disable Register Accesses" start="8" end="8" type="bool"/>
+ <field name="Semaphore Wait" start="10" end="10" type="bool"/>
+ <field name="RBWait" start="11" end="11" type="bool"/>
+ <field name="Buffer Length (in pages - 1)" start="12" end="20" type="uint"/>
+ </register>
+
</genxml>
diff --git a/src/intel/genxml/gen7.xml b/src/intel/genxml/gen7.xml
index cbd5bbbf5a4..ada8f743960 100644
--- a/src/intel/genxml/gen7.xml
+++ b/src/intel/genxml/gen7.xml
@@ -2724,4 +2724,44 @@
<field name="Virtual Address of Fault" start="12" end="31" type="address"/>
</register>
+ <register name="BCS_RING_BUFFER_CTL" length="1" num="0x2203c">
+ <field name="Ring Buffer Enable" start="0" end="0" type="bool"/>
+ <field name="Automatic Report Head Pointer" start="1" end="2" type="uint">
+ <value name="MI_AUTOREPORT_OFF" value="0"/>
+ <value name="MI_AUTOREPORT_64KB" value="1"/>
+ <value name="MI_AUTOREPORT_4KB" value="2"/>
+ <value name="MI_AUTOREPORT_128KB" value="3"/>
+ </field>
+ <field name="Disable Register Accesses" start="8" end="8" type="bool"/>
+ <field name="Semaphore Wait" start="10" end="10" type="bool"/>
+ <field name="RBWait" start="11" end="11" type="bool"/>
+ <field name="Buffer Length (in pages - 1)" start="12" end="20" type="uint"/>
+ </register>
+
+ <register name="RCS_RING_BUFFER_CTL" length="1" num="0x203c">
+ <field name="Ring Buffer Enable" start="0" end="0" type="bool"/>
+ <field name="Automatic Report Head Pointer" start="1" end="2" type="uint">
+ <value name="MI_AUTOREPORT_OFF" value="0"/>
+ <value name="MI_AUTOREPORT_64KBMI_AUTOREPORT_4KB" value="1"/>
+ <value name="MI_AUTOREPORT_128KB" value="3"/>
+ </field>
+ <field name="Semaphore Wait" start="10" end="10" type="bool"/>
+ <field name="RBWait" start="11" end="11" type="bool"/>
+ <field name="Buffer Length (in pages - 1)" start="12" end="20" type="uint"/>
+ </register>
+
+ <register name="VCS_RING_BUFFER_CTL" length="1" num="0x1203c">
+ <field name="Ring Buffer Enable" start="0" end="0" type="bool"/>
+ <field name="Automatic Report Head Pointer" start="1" end="2" type="uint">
+ <value name="MI_AUTOREPORT_OFF" value="0"/>
+ <value name="MI_AUTOREPORT_64KB" value="1"/>
+ <value name="MI_AUTOREPORT_4KB" value="2"/>
+ <value name="MI_AUTOREPORT_128KB" value="3"/>
+ </field>
+ <field name="Disable Register Accesses" start="8" end="8" type="bool"/>
+ <field name="Semaphore Wait" start="10" end="10" type="bool"/>
+ <field name="RBWait" start="11" end="11" type="bool"/>
+ <field name="Buffer Length (in pages - 1)" start="12" end="20" type="uint"/>
+ </register>
+
</genxml>
diff --git a/src/intel/genxml/gen75.xml b/src/intel/genxml/gen75.xml
index 95ee80d6a9e..16d2d743a51 100644
--- a/src/intel/genxml/gen75.xml
+++ b/src/intel/genxml/gen75.xml
@@ -3164,4 +3164,58 @@
<field name="Virtual Address of Fault" start="12" end="31" type="address"/>
</register>
+ <register name="BCS_RING_BUFFER_CTL" length="1" num="0x2203c">
+ <field name="Ring Buffer Enable" start="0" end="0" type="bool"/>
+ <field name="Automatic Report Head Pointer" start="1" end="2" type="uint">
+ <value name="MI_AUTOREPORT_OFF" value="0"/>
+ <value name="MI_AUTOREPORT_64KB" value="1"/>
+ <value name="MI_AUTOREPORT_4KB" value="2"/>
+ <value name="MI_AUTOREPORT_128KB" value="3"/>
+ </field>
+ <field name="Disable Register Accesses" start="8" end="8" type="bool"/>
+ <field name="Semaphore Wait" start="10" end="10" type="bool"/>
+ <field name="RBWait" start="11" end="11" type="bool"/>
+ <field name="Buffer Length (in pages - 1)" start="12" end="20" type="uint"/>
+ </register>
+
+ <register name="RCS_RING_BUFFER_CTL" length="1" num="0x203c">
+ <field name="Ring Buffer Enable" start="0" end="0" type="bool"/>
+ <field name="Automatic Report Head Pointer" start="1" end="2" type="uint">
+ <value name="MI_AUTOREPORT_OFF" value="0"/>
+ <value name="MI_AUTOREPORT_64KBMI_AUTOREPORT_4KB" value="1"/>
+ <value name="MI_AUTOREPORT_128KB" value="3"/>
+ </field>
+ <field name="Semaphore Wait" start="10" end="10" type="bool"/>
+ <field name="RBWait" start="11" end="11" type="bool"/>
+ <field name="Buffer Length (in pages - 1)" start="12" end="20" type="uint"/>
+ </register>
+
+ <register name="VECS_RING_BUFFER_CTL" length="1" num="0x1A03c">
+ <field name="Ring Buffer Enable" start="0" end="0" type="bool"/>
+ <field name="Automatic Report Head Pointer" start="1" end="2" type="uint">
+ <value name="MI_AUTOREPORT_OFF" value="0"/>
+ <value name="MI_AUTOREPORT_64KB" value="1"/>
+ <value name="MI_AUTOREPORT_4KB" value="2"/>
+ <value name="MI_AUTOREPORT_128KB" value="3"/>
+ </field>
+ <field name="Disable Register Accesses" start="8" end="8" type="bool"/>
+ <field name="Semaphore Wait" start="10" end="10" type="bool"/>
+ <field name="RBWait" start="11" end="11" type="bool"/>
+ <field name="Buffer Length (in pages - 1)" start="12" end="20" type="uint"/>
+ </register>
+
+ <register name="VCS_RING_BUFFER_CTL" length="1" num="0x1203c">
+ <field name="Ring Buffer Enable" start="0" end="0" type="bool"/>
+ <field name="Automatic Report Head Pointer" start="1" end="2" type="uint">
+ <value name="MI_AUTOREPORT_OFF" value="0"/>
+ <value name="MI_AUTOREPORT_64KB" value="1"/>
+ <value name="MI_AUTOREPORT_4KB" value="2"/>
+ <value name="MI_AUTOREPORT_128KB" value="3"/>
+ </field>
+ <field name="Disable Register Accesses" start="8" end="8" type="bool"/>
+ <field name="Semaphore Wait" start="10" end="10" type="bool"/>
+ <field name="RBWait" start="11" end="11" type="bool"/>
+ <field name="Buffer Length (in pages - 1)" start="12" end="20" type="uint"/>
+ </register>
+
</genxml>
diff --git a/src/intel/genxml/gen8.xml b/src/intel/genxml/gen8.xml
index 8835cb99f7f..1390fe68c12 100644
--- a/src/intel/genxml/gen8.xml
+++ b/src/intel/genxml/gen8.xml
@@ -3387,4 +3387,73 @@
</field>
</register>
+ <register name="BCS_RING_BUFFER_CTL" length="1" num="0x2203c">
+ <field name="Ring Buffer Enable" start="0" end="0" type="bool"/>
+ <field name="Automatic Report Head Pointer" start="1" end="2" type="uint">
+ <value name="MI_AUTOREPORT_OFF" value="0"/>
+ <value name="MI_AUTOREPORT_64KB" value="1"/>
+ <value name="MI_AUTOREPORT_4KB" value="2"/>
+ <value name="MI_AUTOREPORT_128KB" value="3"/>
+ </field>
+ <field name="Disable Register Accesses" start="8" end="8" type="bool"/>
+ <field name="Semaphore Wait" start="10" end="10" type="bool"/>
+ <field name="RBWait" start="11" end="11" type="bool"/>
+ <field name="Buffer Length (in pages - 1)" start="12" end="20" type="uint"/>
+ </register>
+
+ <register name="RCS_RING_BUFFER_CTL" length="1" num="0x203c">
+ <field name="Ring Buffer Enable" start="0" end="0" type="bool"/>
+ <field name="Automatic Report Head Pointer" start="1" end="2" type="uint">
+ <value name="MI_AUTOREPORT_OFF" value="0"/>
+ <value name="MI_AUTOREPORT_64KB" value="1"/>
+ <value name="MI_AUTOREPORT_4KB" value="2"/>
+ <value name="MI_AUTOREPORT_128KB" value="3"/>
+ </field>
+ <field name="Semaphore Wait" start="10" end="10" type="bool"/>
+ <field name="RBWait" start="11" end="11" type="bool"/>
+ <field name="Buffer Length (in pages - 1)" start="12" end="20" type="uint"/>
+ </register>
+
+ <register name="VECS_RING_BUFFER_CTL" length="1" num="0x1A03c">
+ <field name="Ring Buffer Enable" start="0" end="0" type="bool"/>
+ <field name="Automatic Report Head Pointer" start="1" end="2" type="uint">
+ <value name="MI_AUTOREPORT_OFF" value="0"/>
+ <value name="MI_AUTOREPORT_64KB" value="1"/>
+ <value name="MI_AUTOREPORT_4KB" value="2"/>
+ <value name="MI_AUTOREPORT_128KB" value="3"/>
+ </field>
+ <field name="Disable Register Accesses" start="8" end="8" type="bool"/>
+ <field name="Semaphore Wait" start="10" end="10" type="bool"/>
+ <field name="RBWait" start="11" end="11" type="bool"/>
+ <field name="Buffer Length (in pages - 1)" start="12" end="20" type="uint"/>
+ </register>
+
+ <register name="VCS_RING_BUFFER_CTL" length="1" num="0x1203c">
+ <field name="Ring Buffer Enable" start="0" end="0" type="bool"/>
+ <field name="Automatic Report Head Pointer" start="1" end="2" type="uint">
+ <value name="MI_AUTOREPORT_OFF" value="0"/>
+ <value name="MI_AUTOREPORT_64KB" value="1"/>
+ <value name="MI_AUTOREPORT_4KB" value="2"/>
+ <value name="MI_AUTOREPORT_128KB" value="3"/>
+ </field>
+ <field name="Disable Register Accesses" start="8" end="8" type="bool"/>
+ <field name="Semaphore Wait" start="10" end="10" type="bool"/>
+ <field name="RBWait" start="11" end="11" type="bool"/>
+ <field name="Buffer Length (in pages - 1)" start="12" end="20" type="uint"/>
+ </register>
+
+ <register name="VCS2_RING_BUFFER_CTL" length="1" num="0x1203c">
+ <field name="Ring Buffer Enable" start="0" end="0" type="bool"/>
+ <field name="Automatic Report Head Pointer" start="1" end="2" type="uint">
+ <value name="MI_AUTOREPORT_OFF" value="0"/>
+ <value name="MI_AUTOREPORT_64KB" value="1"/>
+ <value name="MI_AUTOREPORT_4KB" value="2"/>
+ <value name="MI_AUTOREPORT_128KB" value="3"/>
+ </field>
+ <field name="Disable Register Accesses" start="8" end="8" type="bool"/>
+ <field name="Semaphore Wait" start="10" end="10" type="bool"/>
+ <field name="RBWait" start="11" end="11" type="bool"/>
+ <field name="Buffer Length (in pages - 1)" start="12" end="20" type="uint"/>
+ </register>
+
</genxml>
diff --git a/src/intel/genxml/gen9.xml b/src/intel/genxml/gen9.xml
index 26e6459e4df..4bf0fb61992 100644
--- a/src/intel/genxml/gen9.xml
+++ b/src/intel/genxml/gen9.xml
@@ -3671,4 +3671,73 @@
</field>
</register>
+ <register name="BCS_RING_BUFFER_CTL" length="1" num="0x2203c">
+ <field name="Ring Buffer Enable" start="0" end="0" type="bool"/>
+ <field name="Automatic Report Head Pointer" start="1" end="2" type="uint">
+ <value name="MI_AUTOREPORT_OFF" value="0"/>
+ <value name="MI_AUTOREPORT_64KB" value="1"/>
+ <value name="MI_AUTOREPORT_4KB" value="2"/>
+ <value name="MI_AUTOREPORT_128KB" value="3"/>
+ </field>
+ <field name="Disable Register Accesses" start="8" end="8" type="bool"/>
+ <field name="Semaphore Wait" start="10" end="10" type="bool"/>
+ <field name="RBWait" start="11" end="11" type="bool"/>
+ <field name="Buffer Length (in pages - 1)" start="12" end="20" type="uint"/>
+ </register>
+
+ <register name="RCS_RING_BUFFER_CTL" length="1" num="0x203c">
+ <field name="Ring Buffer Enable" start="0" end="0" type="bool"/>
+ <field name="Automatic Report Head Pointer" start="1" end="2" type="uint">
+ <value name="MI_AUTOREPORT_OFF" value="0"/>
+ <value name="MI_AUTOREPORT_64KB" value="1"/>
+ <value name="MI_AUTOREPORT_4KB" value="2"/>
+ <value name="MI_AUTOREPORT_128KB" value="3"/>
+ </field>
+ <field name="Semaphore Wait" start="10" end="10" type="bool"/>
+ <field name="RBWait" start="11" end="11" type="bool"/>
+ <field name="Buffer Length (in pages - 1)" start="12" end="20" type="uint"/>
+ </register>
+
+ <register name="VECS_RING_BUFFER_CTL" length="1" num="0x1A03c">
+ <field name="Ring Buffer Enable" start="0" end="0" type="bool"/>
+ <field name="Automatic Report Head Pointer" start="1" end="2" type="uint">
+ <value name="MI_AUTOREPORT_OFF" value="0"/>
+ <value name="MI_AUTOREPORT_64KB" value="1"/>
+ <value name="MI_AUTOREPORT_4KB" value="2"/>
+ <value name="MI_AUTOREPORT_128KB" value="3"/>
+ </field>
+ <field name="Disable Register Accesses" start="8" end="8" type="bool"/>
+ <field name="Semaphore Wait" start="10" end="10" type="bool"/>
+ <field name="RBWait" start="11" end="11" type="bool"/>
+ <field name="Buffer Length (in pages - 1)" start="12" end="20" type="uint"/>
+ </register>
+
+ <register name="VCS_RING_BUFFER_CTL" length="1" num="0x1203c">
+ <field name="Ring Buffer Enable" start="0" end="0" type="bool"/>
+ <field name="Automatic Report Head Pointer" start="1" end="2" type="uint">
+ <value name="MI_AUTOREPORT_OFF" value="0"/>
+ <value name="MI_AUTOREPORT_64KB" value="1"/>
+ <value name="MI_AUTOREPORT_4KB" value="2"/>
+ <value name="MI_AUTOREPORT_128KB" value="3"/>
+ </field>
+ <field name="Disable Register Accesses" start="8" end="8" type="bool"/>
+ <field name="Semaphore Wait" start="10" end="10" type="bool"/>
+ <field name="RBWait" start="11" end="11" type="bool"/>
+ <field name="Buffer Length (in pages - 1)" start="12" end="20" type="uint"/>
+ </register>
+
+ <register name="VCS2_RING_BUFFER_CTL" length="1" num="0x1203c">
+ <field name="Ring Buffer Enable" start="0" end="0" type="bool"/>
+ <field name="Automatic Report Head Pointer" start="1" end="2" type="uint">
+ <value name="MI_AUTOREPORT_OFF" value="0"/>
+ <value name="MI_AUTOREPORT_64KB" value="1"/>
+ <value name="MI_AUTOREPORT_4KB" value="2"/>
+ <value name="MI_AUTOREPORT_128KB" value="3"/>
+ </field>
+ <field name="Disable Register Accesses" start="8" end="8" type="bool"/>
+ <field name="Semaphore Wait" start="10" end="10" type="bool"/>
+ <field name="RBWait" start="11" end="11" type="bool"/>
+ <field name="Buffer Length (in pages - 1)" start="12" end="20" type="uint"/>
+ </register>
+
</genxml>
generated by cgit v1.2.3 (git 2.39.1) at 2024-12-26 20:08:24 +0000