summaryrefslogtreecommitdiffstats
path: root/src/intel
diff options
context:
space:
mode:
Diffstat (limited to 'src/intel')
-rw-r--r--src/intel/genxml/gen11.xml1
-rw-r--r--src/intel/isl/isl_surface_state.c8
2 files changed, 9 insertions, 0 deletions
diff --git a/src/intel/genxml/gen11.xml b/src/intel/genxml/gen11.xml
index e30143366f1..26c532b54bc 100644
--- a/src/intel/genxml/gen11.xml
+++ b/src/intel/genxml/gen11.xml
@@ -706,6 +706,7 @@
<field name="Surface QPitch" start="32" end="46" type="uint"/>
<field name="Base Mip Level" start="51" end="55" type="u4.1"/>
<field name="MOCS" start="56" end="62" type="uint"/>
+ <field name="EnableUnormPathInColorPipe" start="63" end="63" type="bool"/>
<field name="Width" start="64" end="77" type="uint"/>
<field name="Height" start="80" end="93" type="uint"/>
<field name="Surface Pitch" start="96" end="113" type="uint"/>
diff --git a/src/intel/isl/isl_surface_state.c b/src/intel/isl/isl_surface_state.c
index c47b8e0e9da..be9566d05c3 100644
--- a/src/intel/isl/isl_surface_state.c
+++ b/src/intel/isl/isl_surface_state.c
@@ -454,6 +454,10 @@ isl_genX(surf_fill_state_s)(const struct isl_device *dev, void *state,
s.RenderCacheReadWriteMode = 0;
#endif
+#if GEN_GEN >= 11
+ s.EnableUnormPathInColorPipe = true;
+#endif
+
s.CubeFaceEnablePositiveZ = 1;
s.CubeFaceEnableNegativeZ = 1;
s.CubeFaceEnablePositiveY = 1;
@@ -760,6 +764,10 @@ isl_genX(buffer_fill_state_s)(void *state,
s.RenderCacheReadWriteMode = 0;
#endif
+#if GEN_GEN >= 11
+ s.EnableUnormPathInColorPipe = true;
+#endif
+
s.SurfaceBaseAddress = info->address;
#if GEN_GEN >= 6
s.MOCS = info->mocs;