summaryrefslogtreecommitdiffstats
path: root/src/gallium/drivers/radeon
diff options
context:
space:
mode:
Diffstat (limited to 'src/gallium/drivers/radeon')
-rw-r--r--src/gallium/drivers/radeon/AMDILInstrInfo.cpp122
-rw-r--r--src/gallium/drivers/radeon/AMDILInstrInfo.h42
2 files changed, 0 insertions, 164 deletions
diff --git a/src/gallium/drivers/radeon/AMDILInstrInfo.cpp b/src/gallium/drivers/radeon/AMDILInstrInfo.cpp
index fbc3e45b357..83f6c78c11c 100644
--- a/src/gallium/drivers/radeon/AMDILInstrInfo.cpp
+++ b/src/gallium/drivers/radeon/AMDILInstrInfo.cpp
@@ -36,28 +36,6 @@ const AMDILRegisterInfo &AMDILInstrInfo::getRegisterInfo() const {
return RI;
}
-/// Return true if the instruction is a register to register move and leave the
-/// source and dest operands in the passed parameters.
-bool AMDILInstrInfo::isMoveInstr(const MachineInstr &MI, unsigned int &SrcReg,
- unsigned int &DstReg, unsigned int &SrcSubIdx,
- unsigned int &DstSubIdx) const {
- // FIXME: we should look for:
- // add with 0
- //assert(0 && "is Move Instruction has not been implemented yet!");
- //return true;
- if (!isMove(MI.getOpcode())) {
- return false;
- }
- if (!MI.getOperand(0).isReg() || !MI.getOperand(1).isReg()) {
- return false;
- }
- SrcReg = MI.getOperand(1).getReg();
- DstReg = MI.getOperand(0).getReg();
- DstSubIdx = 0;
- SrcSubIdx = 0;
- return true;
-}
-
bool AMDILInstrInfo::isCoalescableExtInstr(const MachineInstr &MI,
unsigned &SrcReg, unsigned &DstReg,
unsigned &SubIdx) const {
@@ -99,22 +77,7 @@ bool AMDILInstrInfo::hasStoreFromStackSlot(const MachineInstr *MI,
// TODO: Implement this function
return false;
}
-#if 0
-void
-AMDILInstrInfo::reMaterialize(MachineBasicBlock &MBB,
- MachineBasicBlock::iterator MI,
- unsigned DestReg, unsigned SubIdx,
- const MachineInstr *Orig,
- const TargetRegisterInfo *TRI) const {
-// TODO: Implement this function
-}
-MachineInst AMDILInstrInfo::duplicate(MachineInstr *Orig,
- MachineFunction &MF) const {
-// TODO: Implement this function
- return NULL;
-}
-#endif
MachineInstr *
AMDILInstrInfo::convertToThreeAddress(MachineFunction::iterator &MFI,
MachineBasicBlock::iterator &MBBI,
@@ -122,25 +85,6 @@ AMDILInstrInfo::convertToThreeAddress(MachineFunction::iterator &MFI,
// TODO: Implement this function
return NULL;
}
-#if 0
-MachineInst AMDILInstrInfo::commuteInstruction(MachineInstr *MI,
- bool NewMI = false) const {
-// TODO: Implement this function
- return NULL;
-}
-bool
-AMDILInstrInfo::findCommutedOpIndices(MachineInstr *MI, unsigned &SrcOpIdx1,
- unsigned &SrcOpIdx2) const
-{
-// TODO: Implement this function
-}
-bool
-AMDILInstrInfo::produceSameValue(const MachineInstr *MI0,
- const MachineInstr *MI1) const
-{
-// TODO: Implement this function
-}
-#endif
bool AMDILInstrInfo::getNextBranchInstr(MachineBasicBlock::iterator &iter,
MachineBasicBlock &MBB) const {
while (iter != MBB.end()) {
@@ -299,43 +243,6 @@ MachineBasicBlock::iterator skipFlowControl(MachineBasicBlock *MBB) {
return MBB->end();
}
-bool
-AMDILInstrInfo::copyRegToReg(MachineBasicBlock &MBB,
- MachineBasicBlock::iterator I,
- unsigned DestReg, unsigned SrcReg,
- const TargetRegisterClass *DestRC,
- const TargetRegisterClass *SrcRC,
- DebugLoc DL) const {
- // If we are adding to the end of a basic block we can safely assume that the
- // move is caused by a PHI node since all move instructions that are non-PHI
- // have already been inserted into the basic blocks Therefor we call the skip
- // flow control instruction to move the iterator before the flow control
- // instructions and put the move instruction there.
- bool phi = (DestReg < 1025) || (SrcReg < 1025);
- int movInst = phi ? getMoveInstFromID(DestRC->getID())
- : getPHIMoveInstFromID(DestRC->getID());
-
- MachineBasicBlock::iterator iTemp = (I == MBB.end()) ? skipFlowControl(&MBB)
- : I;
- if (DestRC != SrcRC) {
- //int convInst;
- size_t dSize = DestRC->getSize();
- size_t sSize = SrcRC->getSize();
- if (dSize > sSize) {
- // Elements are going to get duplicated.
- BuildMI(MBB, iTemp, DL, get(movInst), DestReg).addReg(SrcReg);
- } else if (dSize == sSize) {
- // Direct copy, conversions are not handled.
- BuildMI(MBB, iTemp, DL, get(movInst), DestReg).addReg(SrcReg);
- } else if (dSize < sSize) {
- // Elements are going to get dropped.
- BuildMI(MBB, iTemp, DL, get(movInst), DestReg).addReg(SrcReg);
- }
- } else {
- BuildMI( MBB, iTemp, DL, get(movInst), DestReg).addReg(SrcReg);
- }
- return true;
-}
void
AMDILInstrInfo::copyPhysReg(MachineBasicBlock &MBB,
MachineBasicBlock::iterator MI, DebugLoc DL,
@@ -654,16 +561,6 @@ bool AMDILInstrInfo::isPredicated(const MachineInstr *MI) const {
// TODO: Implement this function
return false;
}
-#if 0
-bool AMDILInstrInfo::isUnpredicatedTerminator(const MachineInstr *MI) const {
- // TODO: Implement this function
-}
-
-bool AMDILInstrInfo::PredicateInstruction(MachineInstr *MI,
- const SmallVectorImpl<MachineOperand> &Pred) const {
- // TODO: Implement this function
-}
-#endif
bool
AMDILInstrInfo::SubsumesPredicate(const SmallVectorImpl<MachineOperand> &Pred1,
const SmallVectorImpl<MachineOperand> &Pred2)
@@ -688,22 +585,3 @@ AMDILInstrInfo::isSafeToMoveRegClassDefs(const TargetRegisterClass *RC) const {
// TODO: Implement this function
return true;
}
-
-unsigned AMDILInstrInfo::GetInstSizeInBytes(const MachineInstr *MI) const {
- // TODO: Implement this function
- return 0;
-}
-
-#if 0
-unsigned
-AMDILInstrInfo::GetFunctionSizeInBytes(const MachineFunction &MF) const {
- // TODO: Implement this function
- return 0;
-}
-
-unsigned AMDILInstrInfo::getInlineAsmLength(const char *Str,
- const MCAsmInfo &MAI) const {
- // TODO: Implement this function
- return 0;
-}
-#endif
diff --git a/src/gallium/drivers/radeon/AMDILInstrInfo.h b/src/gallium/drivers/radeon/AMDILInstrInfo.h
index 88dd4e9441a..288374e0564 100644
--- a/src/gallium/drivers/radeon/AMDILInstrInfo.h
+++ b/src/gallium/drivers/radeon/AMDILInstrInfo.h
@@ -40,12 +40,6 @@ public:
// always be able to get register info as well (through this method).
const AMDILRegisterInfo &getRegisterInfo() const;
- // Return true if the instruction is a register to register move and leave the
- // source and dest operands in the passed parameters.
- bool isMoveInstr(const MachineInstr &MI, unsigned int &SrcReg,
- unsigned int &DstReg, unsigned int &SrcSubIdx,
- unsigned int &DstSubIdx) const;
-
bool isCoalescableExtInstr(const MachineInstr &MI, unsigned &SrcReg,
unsigned &DstReg, unsigned &SubIdx) const;
@@ -62,29 +56,10 @@ public:
const MachineMemOperand *&MMO,
int &FrameIndex) const;
-
-#if 0
- void reMaterialize(MachineBasicBlock &MBB,
- MachineBasicBlock::iterator MI,
- unsigned DestReg, unsigned SubIdx,
- const MachineInstr *Orig,
- const TargetRegisterInfo *TRI) const;
- MachineInstr *duplicate(MachineInstr *Orig,
- MachineFunction &MF) const;
-#endif
MachineInstr *
convertToThreeAddress(MachineFunction::iterator &MFI,
MachineBasicBlock::iterator &MBBI,
LiveVariables *LV) const;
-#if 0
- MachineInstr *commuteInstruction(MachineInstr *MI,
- bool NewMI = false) const;
- bool findCommutedOpIndices(MachineInstr *MI, unsigned &SrcOpIdx1,
- unsigned &SrcOpIdx2) const;
- bool produceSameValue(const MachineInstr *MI0,
- const MachineInstr *MI1) const;
-
-#endif
bool AnalyzeBranch(MachineBasicBlock &MBB, MachineBasicBlock *&TBB,
MachineBasicBlock *&FBB,
@@ -99,12 +74,6 @@ public:
const SmallVectorImpl<MachineOperand> &Cond,
DebugLoc DL) const;
- bool copyRegToReg(MachineBasicBlock &MBB,
- MachineBasicBlock::iterator I,
- unsigned DestReg, unsigned SrcReg,
- const TargetRegisterClass *DestRC,
- const TargetRegisterClass *SrcRC,
- DebugLoc DL) const;
virtual void copyPhysReg(MachineBasicBlock &MBB,
MachineBasicBlock::iterator MI, DebugLoc DL,
unsigned DestReg, unsigned SrcReg,
@@ -151,23 +120,12 @@ public:
void insertNoop(MachineBasicBlock &MBB,
MachineBasicBlock::iterator MI) const;
bool isPredicated(const MachineInstr *MI) const;
-#if 0
- bool isUnpredicatedTerminator(const MachineInstr *MI) const;
- bool PredicateInstruction(MachineInstr *MI,
- const SmallVectorImpl<MachineOperand> &Pred) const;
-#endif
bool SubsumesPredicate(const SmallVectorImpl<MachineOperand> &Pred1,
const SmallVectorImpl<MachineOperand> &Pred2) const;
bool DefinesPredicate(MachineInstr *MI,
std::vector<MachineOperand> &Pred) const;
bool isPredicable(MachineInstr *MI) const;
bool isSafeToMoveRegClassDefs(const TargetRegisterClass *RC) const;
- unsigned GetInstSizeInBytes(const MachineInstr *MI) const;
-#if 0
- unsigned GetFunctionSizeInBytes(const MachineFunction &MF) const;
- unsigned getInlineAsmLength(const char *Str,
- const MCAsmInfo &MAI) const;
-#endif
};
}
generated by cgit v1.2.3 (git 2.39.1) at 2024-12-24 00:55:32 +0000