summaryrefslogtreecommitdiffstats
diff options
context:
space:
mode:
-rw-r--r--include/pci_ids/i965_pci_ids.h20
1 files changed, 20 insertions, 0 deletions
diff --git a/include/pci_ids/i965_pci_ids.h b/include/pci_ids/i965_pci_ids.h
index 9d38a4a6ea3..a5091b915c1 100644
--- a/include/pci_ids/i965_pci_ids.h
+++ b/include/pci_ids/i965_pci_ids.h
@@ -91,3 +91,23 @@ CHIPSET(0x0F32, byt, "Intel(R) Bay Trail")
CHIPSET(0x0F33, byt, "Intel(R) Bay Trail")
CHIPSET(0x0157, byt, "Intel(R) Bay Trail")
CHIPSET(0x0155, byt, "Intel(R) Bay Trail")
+#ifdef INTEL_PRELIMINARY_HW_SUPPORT
+CHIPSET(0x1602, bdw_gt1, "Intel(R) Broadwell")
+CHIPSET(0x1606, bdw_gt1, "Intel(R) Broadwell")
+CHIPSET(0x160A, bdw_gt1, "Intel(R) Broadwell")
+CHIPSET(0x160B, bdw_gt1, "Intel(R) Broadwell")
+CHIPSET(0x160D, bdw_gt1, "Intel(R) Broadwell")
+CHIPSET(0x160E, bdw_gt1, "Intel(R) Broadwell")
+CHIPSET(0x1612, bdw_gt2, "Intel(R) Broadwell")
+CHIPSET(0x1616, bdw_gt2, "Intel(R) Broadwell")
+CHIPSET(0x161A, bdw_gt2, "Intel(R) Broadwell")
+CHIPSET(0x161B, bdw_gt2, "Intel(R) Broadwell")
+CHIPSET(0x161D, bdw_gt2, "Intel(R) Broadwell")
+CHIPSET(0x161E, bdw_gt2, "Intel(R) Broadwell")
+CHIPSET(0x1622, bdw_gt3, "Intel(R) Broadwell")
+CHIPSET(0x1626, bdw_gt3, "Intel(R) Broadwell")
+CHIPSET(0x162A, bdw_gt3, "Intel(R) Broadwell")
+CHIPSET(0x162B, bdw_gt3, "Intel(R) Broadwell")
+CHIPSET(0x162D, bdw_gt3, "Intel(R) Broadwell")
+CHIPSET(0x162E, bdw_gt3, "Intel(R) Broadwell")
+#endif