diff options
author | Iago Toral Quiroga <[email protected]> | 2018-05-30 12:14:14 +0200 |
---|---|---|
committer | Juan A. Suarez Romero <[email protected]> | 2019-04-18 11:05:18 +0200 |
commit | aaae24179ff1007776d2f3a5a813f2c52dc83eba (patch) | |
tree | 7f311bfa8aa6be3b4be8052dac563dd1d1cf6d6c /src/mesa/main/sse_minmax.c | |
parent | 60c7c6d3ba4ab41eec7f48d6266321e10e2e50df (diff) |
intel/compiler: fix ddy for half-float in Broadwell
Broadwell has restrictions that apply to Align16 half-float that
make the Align16 implementation of this invalid for this platform.
Use the gen11 path for this instead, which uses Align1 mode.
The restriction is not present in cherryview, gen9 or gen10, where
the Align16 implementation seems to work just fine.
v2:
- Rework the comment in the code, move the PRM citation from the
commit message to the comment in the code (Matt)
- Cherryview isn't affected, only Broadwell (Matt)
Reviewed-by: Jason Ekstrand <[email protected]> (v1)
Reviewed-by: Matt Turner <[email protected]>
Diffstat (limited to 'src/mesa/main/sse_minmax.c')
0 files changed, 0 insertions, 0 deletions