diff options
| author | Kenneth Graunke <[email protected]> | 2014-09-30 01:15:55 -0700 |
|---|---|---|
| committer | Kenneth Graunke <[email protected]> | 2014-10-09 15:02:55 +0200 |
| commit | d489a8a73d273e9042b3de49085576c2acd5153a (patch) | |
| tree | f1401039388f14c02ff1368563a4f89d875162fe /src/mesa/drivers/dri/i965 | |
| parent | 8892a6b79c7c0ecb83b1e9b62f153b66030240db (diff) | |
i965: Add a BRW_MOCS_PTE #define.
Like BDW_MOCS_WB and BDW_MOCS_WT, this specifies that we want to use all
three caches (L3, LLC, and eLLC where available), but leaves the LLC
caching mode up to the kernel's page table entry.
This allows the kernel to pick WB/WT/UC based on whether it's using a
buffer for scanout.
Signed-off-by: Kenneth Graunke <[email protected]>
Reviewed-by: Daniel Vetter <[email protected]>
Reviewed-by: Kristian Høgsberg <[email protected]>
Cc: [email protected]
Diffstat (limited to 'src/mesa/drivers/dri/i965')
| -rw-r--r-- | src/mesa/drivers/dri/i965/brw_defines.h | 10 |
1 files changed, 7 insertions, 3 deletions
diff --git a/src/mesa/drivers/dri/i965/brw_defines.h b/src/mesa/drivers/dri/i965/brw_defines.h index 94d146c5b36..ab45d3d5966 100644 --- a/src/mesa/drivers/dri/i965/brw_defines.h +++ b/src/mesa/drivers/dri/i965/brw_defines.h @@ -2386,8 +2386,12 @@ enum brw_wm_barycentric_interp_mode { #define HSW_MOCS_WB_LLC_WB_ELLC (2 << 1) #define HSW_MOCS_UC_LLC_WB_ELLC (3 << 1) -/* Broadwell: write-back or write-through; always use all the caches. */ -#define BDW_MOCS_WB 0x78 -#define BDW_MOCS_WT 0x58 +/* Broadwell: these defines always use all available caches (L3, LLC, eLLC), + * and let you force write-back (WB) or write-through (WT) caching, or leave + * it up to the page table entry (PTE) specified by the kernel. + */ +#define BDW_MOCS_WB 0x78 +#define BDW_MOCS_WT 0x58 +#define BDW_MOCS_PTE 0x18 #endif |