summaryrefslogtreecommitdiffstats
path: root/src/mesa/drivers/dri/i965/brw_vec4.cpp
diff options
context:
space:
mode:
authorKenneth Graunke <[email protected]>2015-11-17 01:30:35 -0800
committerKenneth Graunke <[email protected]>2015-12-28 13:16:48 -0800
commit1245724f728915694ecb9c318a68107c01ccc808 (patch)
treecaa6c91eceb8d03585bfd1d2396b71d9f5cae143 /src/mesa/drivers/dri/i965/brw_vec4.cpp
parent889d987904af1bcced27d1f0a8a11252e5b47fa7 (diff)
i965: Port tessellation evaluation shaders to vec4 mode.
This can be used on Broadwell by setting INTEL_SCALAR_TES=0. More importantly, it will be used for Ivybridge and Haswell. Signed-off-by: Kenneth Graunke <[email protected]> Reviewed-by: Edward O'Callaghan <[email protected]> Reviewed-by: Jordan Justen <[email protected]>
Diffstat (limited to 'src/mesa/drivers/dri/i965/brw_vec4.cpp')
-rw-r--r--src/mesa/drivers/dri/i965/brw_vec4.cpp1
1 files changed, 1 insertions, 0 deletions
diff --git a/src/mesa/drivers/dri/i965/brw_vec4.cpp b/src/mesa/drivers/dri/i965/brw_vec4.cpp
index 0cded0c87c6..116dd353016 100644
--- a/src/mesa/drivers/dri/i965/brw_vec4.cpp
+++ b/src/mesa/drivers/dri/i965/brw_vec4.cpp
@@ -189,6 +189,7 @@ vec4_instruction::has_source_and_destination_hazard() const
switch (opcode) {
case TCS_OPCODE_SET_INPUT_URB_OFFSETS:
case TCS_OPCODE_SET_OUTPUT_URB_OFFSETS:
+ case TES_OPCODE_ADD_INDIRECT_URB_OFFSET:
return true;
default:
return false;