summaryrefslogtreecommitdiffstats
path: root/src/intel
diff options
context:
space:
mode:
authorAnuj Phogat <[email protected]>2016-09-26 11:08:33 -0700
committerAnuj Phogat <[email protected]>2016-10-04 13:20:34 -0700
commit2abb7486f5fca85c3cd6e8b078c47be850e4d02a (patch)
tree7a18a411d2d3ee8331b74274e73967caf84ba59c /src/intel
parentfa04b57c1543c2b088208df967d66e573e47b2a4 (diff)
anv/gen8_pipeline: Add an assert to ensure use_alt_mode is not set in prog_data
Signed-off-by: Anuj Phogat <[email protected]>
Diffstat (limited to 'src/intel')
-rw-r--r--src/intel/vulkan/gen8_pipeline.c1
1 files changed, 1 insertions, 0 deletions
diff --git a/src/intel/vulkan/gen8_pipeline.c b/src/intel/vulkan/gen8_pipeline.c
index 1abb97c80be..0fe9e70d21e 100644
--- a/src/intel/vulkan/gen8_pipeline.c
+++ b/src/intel/vulkan/gen8_pipeline.c
@@ -171,6 +171,7 @@ genX(graphics_pipeline_create)(
}
const struct brw_vs_prog_data *vs_prog_data = get_vs_prog_data(pipeline);
+ assert(!vs_prog_data->base.base.use_alt_mode);
/* Skip the VUE header and position slots */
offset = 1;
length = (vs_prog_data->base.vue_map.num_slots + 1) / 2 - offset;