summaryrefslogtreecommitdiffstats
path: root/src/intel
diff options
context:
space:
mode:
authorFrancisco Jerez <[email protected]>2019-08-05 18:21:05 -0700
committerFrancisco Jerez <[email protected]>2019-10-11 12:24:16 -0700
commit152754665abb937a49e451331c88266ef5c3cdf1 (patch)
treee3c73025b48a4026eabc6a581cbea08ea2b10141 /src/intel
parentc344c92b31454115261d6f235d00e4e14ed0ce3c (diff)
intel/ir: Represent logical edge of BREAK instruction.
Currently only the physical back-edge is represented, which incidentally also leads to the exit block of the loop, but we need the direct logical edge in addition for our logical CFG representation to be complete. Reviewed-by: Jordan Justen <[email protected]> Reviewed-by: Caio Marcelo de Oliveira Filho <[email protected]>
Diffstat (limited to 'src/intel')
-rw-r--r--src/intel/compiler/brw_cfg.cpp1
1 files changed, 1 insertions, 0 deletions
diff --git a/src/intel/compiler/brw_cfg.cpp b/src/intel/compiler/brw_cfg.cpp
index d5e8913e058..70a7530e265 100644
--- a/src/intel/compiler/brw_cfg.cpp
+++ b/src/intel/compiler/brw_cfg.cpp
@@ -352,6 +352,7 @@ cfg_t::cfg_t(exec_list *instructions)
*/
assert(cur_do != NULL);
cur->add_successor(mem_ctx, cur_do, bblock_link_physical);
+ cur->add_successor(mem_ctx, cur_while, bblock_link_logical);
next = new_block();
if (inst->predicate)