summaryrefslogtreecommitdiffstats
path: root/src/intel
diff options
context:
space:
mode:
authorLionel Landwerlin <[email protected]>2019-10-04 15:51:54 +0300
committerLionel Landwerlin <[email protected]>2019-10-05 20:54:33 +0000
commit12bf1308c41273e9ac9e7a7cdc48c2c594164d60 (patch)
tree370471d6d0a7928ca13283fc66d49211aa2665a1 /src/intel
parentff1a5aadbf607bdd91e1aaae8b98b75cfa36291f (diff)
intel/isl: set vertical surface alignment on null surfaces
Just following the spec. Somewhat unclear whether this applies to NULL surfaces. Signed-off-by: Lionel Landwerlin <[email protected]> Reviewed-by: Kenneth Graunke <[email protected]>
Diffstat (limited to 'src/intel')
-rw-r--r--src/intel/isl/isl_surface_state.c13
1 files changed, 13 insertions, 0 deletions
diff --git a/src/intel/isl/isl_surface_state.c b/src/intel/isl/isl_surface_state.c
index 4f61c1012d9..c1e91ffe963 100644
--- a/src/intel/isl/isl_surface_state.c
+++ b/src/intel/isl/isl_surface_state.c
@@ -804,6 +804,19 @@ isl_genX(null_fill_state)(void *state, struct isl_extent3d size)
.TiledSurface = true,
.TileWalk = TILEWALK_YMAJOR,
#endif
+#if GEN_GEN == 7
+ /* According to PRMs: "Volume 4 Part 1: Subsystem and Cores – Shared
+ * Functions"
+ *
+ * RENDER_SURFACE_STATE::Surface Vertical Alignment
+ *
+ * "This field must be set to VALIGN_4 for all tiled Y Render Target
+ * surfaces."
+ *
+ * Affect IVB, HSW.
+ */
+ .SurfaceVerticalAlignment = VALIGN_4,
+#endif
.Width = size.width - 1,
.Height = size.height - 1,
.Depth = size.depth - 1,