summaryrefslogtreecommitdiffstats
path: root/src/intel
diff options
context:
space:
mode:
authorJason Ekstrand <[email protected]>2016-03-04 17:56:12 -0800
committerJason Ekstrand <[email protected]>2016-03-04 17:56:12 -0800
commitcc57efc67abb5b81ebc2648775d8829ab27b7df8 (patch)
treee76874e7e7b64f935c54804cd43c9df1ebfc731b /src/intel
parent653261285e1758f6fde0fb49b3fe30d6d2631077 (diff)
anv/pipeline: Fix depthBiasEnable on gen7
The first time I tried to fix this, I set the wrong fields.
Diffstat (limited to 'src/intel')
-rw-r--r--src/intel/vulkan/gen7_pipeline.c6
1 files changed, 3 insertions, 3 deletions
diff --git a/src/intel/vulkan/gen7_pipeline.c b/src/intel/vulkan/gen7_pipeline.c
index d563a8c26cd..5235d399ce5 100644
--- a/src/intel/vulkan/gen7_pipeline.c
+++ b/src/intel/vulkan/gen7_pipeline.c
@@ -67,9 +67,9 @@ gen7_emit_rs_state(struct anv_pipeline *pipeline,
/* uint32_t VertexSubPixelPrecisionSelect; */
.UsePointWidthState = !pipeline->writes_point_size,
.PointWidth = 1.0,
- .GlobalDepthOffsetConstant = info->depthBiasEnable,
- .GlobalDepthOffsetScale = info->depthBiasEnable,
- .GlobalDepthOffsetClamp = info->depthBiasEnable,
+ .GlobalDepthOffsetEnableSolid = info->depthBiasEnable,
+ .GlobalDepthOffsetEnableWireframe = info->depthBiasEnable,
+ .GlobalDepthOffsetEnablePoint = info->depthBiasEnable,
};
GENX(3DSTATE_SF_pack)(NULL, &pipeline->gen7.sf, &sf);