summaryrefslogtreecommitdiffstats
path: root/src/intel
diff options
context:
space:
mode:
authorJason Ekstrand <[email protected]>2016-02-26 12:37:04 -0800
committerJason Ekstrand <[email protected]>2016-02-26 16:04:48 -0800
commitb7bc52b5b18ac3f2d1e4ce399a701f4d272e7439 (patch)
treeecf0c6437d6594dc3529f15a08c32fbe31ffae30 /src/intel
parentc32273d246e8bf46924d8852d1b3fd1d34194df2 (diff)
anv/gen8: Emit the 3DSTATE_PS_BLEND packet
Diffstat (limited to 'src/intel')
-rw-r--r--src/intel/vulkan/gen8_pipeline.c23
1 files changed, 23 insertions, 0 deletions
diff --git a/src/intel/vulkan/gen8_pipeline.c b/src/intel/vulkan/gen8_pipeline.c
index dc15e2066c5..c9545c898f3 100644
--- a/src/intel/vulkan/gen8_pipeline.c
+++ b/src/intel/vulkan/gen8_pipeline.c
@@ -111,6 +111,7 @@ emit_cb_state(struct anv_pipeline *pipeline,
.AlphaToOneEnable = ms_info && ms_info->alphaToOneEnable,
};
+ bool has_writeable_rt = false;
for (uint32_t i = 0; i < info->attachmentCount; i++) {
const VkPipelineColorBlendAttachmentState *a = &info->pAttachments[i];
@@ -140,6 +141,9 @@ emit_cb_state(struct anv_pipeline *pipeline,
.WriteDisableBlue = !(a->colorWriteMask & VK_COLOR_COMPONENT_B_BIT),
};
+ if (a->colorWriteMask != 0)
+ has_writeable_rt = true;
+
/* Our hardware applies the blend factor prior to the blend function
* regardless of what function is used. Technically, this means the
* hardware can do MORE than GL or Vulkan specify. However, it also
@@ -165,6 +169,25 @@ emit_cb_state(struct anv_pipeline *pipeline,
blend_state.Entry[i].WriteDisableBlue = true;
}
+ if (info->attachmentCount > 0) {
+ struct GENX(BLEND_STATE_ENTRY) *bs = &blend_state.Entry[0];
+
+ anv_batch_emit(&pipeline->batch, GENX(3DSTATE_PS_BLEND),
+ .AlphaToCoverageEnable = blend_state.AlphaToCoverageEnable,
+ .HasWriteableRT = has_writeable_rt,
+ .ColorBufferBlendEnable = bs->ColorBufferBlendEnable,
+ .SourceAlphaBlendFactor = bs->SourceAlphaBlendFactor,
+ .DestinationAlphaBlendFactor =
+ bs->DestinationAlphaBlendFactor,
+ .SourceBlendFactor = bs->SourceBlendFactor,
+ .DestinationBlendFactor = bs->DestinationBlendFactor,
+ .AlphaTestEnable = false,
+ .IndependentAlphaBlendEnable =
+ blend_state.IndependentAlphaBlendEnable);
+ } else {
+ anv_batch_emit(&pipeline->batch, GENX(3DSTATE_PS_BLEND));
+ }
+
GENX(BLEND_STATE_pack)(NULL, pipeline->blend_state.map, &blend_state);
if (!device->info.has_llc)
anv_state_clflush(pipeline->blend_state);