aboutsummaryrefslogtreecommitdiffstats
path: root/src/intel
diff options
context:
space:
mode:
authorJason Ekstrand <[email protected]>2020-01-07 14:40:53 -0600
committerMarge Bot <[email protected]>2020-01-13 17:23:47 +0000
commitba43b66dc996988ec326d35395e9699ea4f66fdf (patch)
treeff8ffbdd00b4b08f3507a3762db2d9d6e7e8f654 /src/intel
parenta4125b4d261df39189f67dffaa5c90c0f6f66fe6 (diff)
nir/glsl: Emit memory barriers as part of barrier()
The GLSL barrier() intrinsic does an implicit shared memory barrier in compute shaders and an implicit TCS patch output barrier in tessellation control shaders. We'd like NIR's barrier intrinsic to just be a control flow barrier and not have memory implications. To satisfy this, we need to add an extra memory barrier in front of each nir_intrinsic_barrier. Reviewed-by: Caio Marcelo de Oliveira Filho <[email protected]> Reviewed-by: Eric Anholt <[email protected]> Part-of: <https://gitlab.freedesktop.org/mesa/mesa/merge_requests/3307>
Diffstat (limited to 'src/intel')
0 files changed, 0 insertions, 0 deletions