aboutsummaryrefslogtreecommitdiffstats
path: root/src/intel/vulkan/genX_gpu_memcpy.c
diff options
context:
space:
mode:
authorJason Ekstrand <[email protected]>2019-11-25 21:55:51 -0600
committerJason Ekstrand <[email protected]>2019-12-05 10:59:10 -0600
commit46af0ecc1d1f060786a1c2dfede1f936b407fbf6 (patch)
tree3f67744e5239b8086c572f6ebf3fc2a9771c0500 /src/intel/vulkan/genX_gpu_memcpy.c
parent1b5cb92b623119243fb668bc70fd970e86d5fd58 (diff)
anv: Use PIPE_CONTROL flushes to implement the gen8 VF cache WA
Reviewed-by: Lionel Landwerlin <[email protected]>
Diffstat (limited to 'src/intel/vulkan/genX_gpu_memcpy.c')
-rw-r--r--src/intel/vulkan/genX_gpu_memcpy.c4
1 files changed, 4 insertions, 0 deletions
diff --git a/src/intel/vulkan/genX_gpu_memcpy.c b/src/intel/vulkan/genX_gpu_memcpy.c
index 5af7085393e..28de5def12d 100644
--- a/src/intel/vulkan/genX_gpu_memcpy.c
+++ b/src/intel/vulkan/genX_gpu_memcpy.c
@@ -78,6 +78,7 @@ genX(cmd_buffer_so_memcpy)(struct anv_cmd_buffer *cmd_buffer,
genX(cmd_buffer_config_l3)(cmd_buffer, cfg);
}
+ genX(cmd_buffer_set_binding_for_gen8_vb_flush)(cmd_buffer, 32, src, size);
genX(cmd_buffer_apply_pipe_flushes)(cmd_buffer);
genX(flush_pipeline_select_3d)(cmd_buffer);
@@ -229,5 +230,8 @@ genX(cmd_buffer_so_memcpy)(struct anv_cmd_buffer *cmd_buffer,
prim.BaseVertexLocation = 0;
}
+ genX(cmd_buffer_update_dirty_vbs_for_gen8_vb_flush)(cmd_buffer, SEQUENTIAL,
+ 1ull << 32);
+
cmd_buffer->state.gfx.dirty |= ANV_CMD_DIRTY_PIPELINE;
}